



AD742965



AIR UNIVERSITY  
UNITED STATES AIR FORCE




## SCHOOL OF ENGINEERING

Produced by  
**NATIONAL TECHNICAL  
INFORMATION SERVICE**  
Springfield, Va. 22151


WRIGHT-PATTERSON AIR FORCE BASE, OHIO

D.C.  
1970  
100-31-652  
REF ID: A652156

AD742965




AIR UNIVERSITY  
UNITED STATES AIR FORCE



## SCHOOL OF ENGINEERING

Reproduced by  
**NATIONAL TECHNICAL  
INFORMATION SERVICE**  
Springfield, Va. 22151

**WRIGHT-PATTERSON AIR FORCE BASE, OHIO**



Best Available Copy

**Unclassified**

Secure Classification

**DOCUMENT CONTROL DATA - R & D**

(Leave classification of title, body of document and subject indication until the end of this line or across top of next page if classified)

1. IDENTIFYING ACTIVITY (Corporate name)

2a. REPORT SECURITY CLASSIFICATION

Air Force Institute of Technology (AFIT-EN)  
Wright-Patterson AFB, Ohio 45433

Unclassified

2b. GROUP

3. REPORT TITLE

Software Simulation of the Minuteman D17B Computer

4. DESCRIPTIVE NOTES (Type of project and inclusive dates)

AFIT Thesis

5. AUTHORITY (Name, Grade, Rank, Job Title)

Bruce Chatterton  
Captain USAF

6. REPORT DATE

March 1972

7a. TOTAL NO. OF PAGES

155

7b. NO. OF REFS

3

8. CONTRACT OR GRANT NO.

9a. ORIGINATOR'S REPORT NUMBER(S)

10. PROJECT NO.

H/A

GE/FE/72-7

11.

12. OTHER REPORT NO(S) (Give other numbers that may be assigned to this report)

13.

14. DISTRIBUTION STATEMENT

This document has been approved for public release  
and sale; its distribution is unlimited.

Approved for public release via AFRL/DP/CDR, AFIT

Stephen B. Ingram, Captain, USAF  
Director of Information, AFIT

A software program has been written which simulates the functions of the Minuteman D17B computer at the register transfer level. The simulation program is written in the PENTRAN Extended language to be used on the Intercon System (teletype) of a CDC 6600 computer system. The simulation program consists of a main program and eight subroutines. A programming language for the D17B simulation was formed which contains numbers and load codes, switches, and miscellaneous commands. Sample programs run on the simulated computer have been included to show the types of output available.

DD FORM 1473

**Unclassified**

Secure Classification

**Unclassified**

Security Classification

14. KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	BT	ROLE	BT	ROLE	BT
<b>Computer Simulation</b> <b>Digital Computer</b> <b>Simulation Languages</b> <b>FORTRAN Programming</b> <b>D173 Computer</b>						

**Unclassified**

Security Classification

SOFTWARE SIMULATION OF THE  
MINIATURE D173 COMPUTER

THESIS

GE/EE/72-7 Bruce Chatterton  
Captain USAF

This document has been approved for public  
release and sale: its distribution is unlimited.

D D C  
REF ID: A67277

**SIMULATION  
OF THE  
MINUTEMAN D17B COMPUTER**

**THESIS**

**Presented to the Faculty of the School of Engineering  
of the Air Force Institute of Technology**

**Air University**

**in Partial Fulfillment of the  
Requirements for the Degree of**

**Master of Science**

**by**

**Bruce Chatterton, B.S.E.E.  
Captain USAF**

**Graduate Electrical Engineering**

**March 1972**

**This document has been approved for public  
release and sale: its distribution is unlimited.**

Preface

The contents of this thesis represent the results of doing a software simulation of the Minuteman D17B Computer. The D17B computer is a general-purpose computer which was used in the control of the Minuteman Missile. This computer is being phased out of Air Force inventory, and as a result of being declared excess, it is being made available to government agencies and educational institutions. The Air Force Institute of Technology Electrical Engineering Department has acquired two of these computers.

Research has been started at AFIT to make the D17B computer operational in a laboratory environment and to develop applications. The software simulation is a part of this research effort. The other areas being pursued at the present time are the design and construction of a hardware control console, the design and construction of an I/O interface for controlling a tape reader, tape punch, and teletype, and a description of the D17B computer and the steps to be followed in making it operational.

I want to express my appreciation to Dr. Frank K. Brown and Dr. Gary B. Lemont for proposing the simulation program as an area of research and for their expertise as advisors for this project. Special acknowledgement is due Bob Mitchell, a Systems Engineer from Newark Air Force Station, Ohio, for the knowledge and documentation which he has imparted to this research project. I am also

GE/EE/72-7

grateful to the other four students who were doing research  
in this area for their help in understanding the operation  
of the D17B computer.

Bruce Chatterton

Contents

	Page
Preface . . . . .	ii
List of Figures . . . . .	vi
Abstract . . . . .	vii
I. Introduction . . . . .	1
General D17B Description . . . . .	2
Thesis Outline . . . . .	6
II. D17B Computer Simulation Program . . . . .	8
Reading and Translation Section . . . . .	15
Non-Compute Mode Section . . . . .	19
Compute Mode Section . . . . .	24
Subroutines . . . . .	24
Subroutine STORE . . . . .	26
Subroutine LOAD . . . . .	27
Subroutine UNLOAD . . . . .	27
Subroutine FLAGSTO . . . . .	28
Subroutine DISPLAY . . . . .	28
Subroutine MEMORY . . . . .	29
Subroutine DISCRET . . . . .	30
Subroutine LICENSE . . . . .	30
Simulation Program Variables . . . . .	31
III. D17B Computer Simulation Language . . . . .	39
Numbers and Load Codes . . . . .	39
Switches . . . . .	41
Timing Signal . . . . .	42
Power On/Off Switch . . . . .	42
Initiate Loading Switch . . . . .	42
Cold-Storage Write Switch . . . . .	42
Master Reset Switch . . . . .	43
Discrete Switch . . . . .	43
Mechanical Input Switch . . . . .	44
Compute Mode Switch . . . . .	44
Miscellaneous Inputs and Commands . . . . .	45
Register and Memory Display . . . . .	45
Incremental Inputs . . . . .	47
Discrete Inputs . . . . .	48
Mode Tracing . . . . .	49
Execution Specification . . . . .	50
Setting of Flipflops . . . . .	51
Initialization . . . . .	51
Programming Methods . . . . .	52
Shortened Version of Simulation Language . . . . .	59

Contents

	Page
IV. Error Detection . . . . .	62
Error Statements/Causes of Errors . . . . .	62
V. Programming Examples . . . . .	66
Example Program Number 1 . . . . .	66
Example Program Number 2 . . . . .	71
Example Program Number 3 . . . . .	77
Example Program Number 4 . . . . .	82
Example Program Number 5 . . . . .	84
Example Program Number 6 . . . . .	87
Example Program Number 7 . . . . .	90
VI. Conclusion . . . . .	93
Recommendations for Future Study . . . . .	94
Bibliography . . . . .	96
Appendix A: Printout of Simulation Program . . . . .	A-1
Appendix B: D173 Instruction Set and D173 Load Codes .	B-1
Appendix C: Figures for Interpreting Binary, Discrete, and Voltage Outputs . . . . .	C-1
Appendix D: Instructions for Using the Simulation Program at AFIT . . . . .	D-1
Vita . . . . .	97

List of Figures

<u>Figure</u>	<u>Page</u>
1 Veitch Diagrams of Operation Codes and Special Instructions . . . . .	10
2 Veitch Diagrams of Channel Addresses and Flag Store and Load Codes . . . . .	11
3 Correlation between Minuteman and FORTRAN designation for Sector Track and Multi-word Loops . . .	13
4 D175 Computer Simulation Program Flow . . . . .	14
5 Reading and Translation Section Flowchart . . . . .	16
6 Switch Interpretation Flowchart . . . . .	17
7 Miscellaneous Input and Command Flowchart . . . . .	18
8 Non-Compute Mode Section Flowchart . . . . .	21
9 Manual Halt Mode Flowchart . . . . .	22
10 Process Code Mode Flowchart . . . . .	23
11 Compute Mode Section Flowchart . . . . .	25
12 Discrete Outputs . . . . .	C-1
13 Binary Outputs . . . . .	C-2
14 Voltage Output Scheme . . . . .	C-3

Abstract

A software program has been written which simulates the functions of the Minuteman D17B computer at the register transfer level. The simulation program is written in the FORTRAN Extended language to be used on the Intercom System (teletype) of a CDC 6600 computer system. The simulation program of the D17B computer was developed at the Air Force Institute of Technology as part of a research effort in making a D17B operational in a laboratory environment. The simulation program has proven itself useful as a teaching aid and can be used for error checking program tapes to be run on the D17B computer. It can also be used as a standard for the hardware version of the computer. The simulation program consists of a main program and eight subroutines. The main program consists of a reading and translation section which reads and interprets input data, a noncompute mode section which implements the loading and interaction functions, and a compute mode section which implements the search, read and write memory, and execute functions. A programming language for the D17B simulation program was formed which contains numbers and load codes, switches, and miscellaneous commands. The miscellaneous commands include such functions as register display, memory display, mode tracing, and setting of flipflops. Example programs run on the simulated computer have been included to show the types of output available.

SOFTWARE SIMULATION  
OF  
THE MINUTEMAN D17B COMPUTER

I. Introduction

The purpose of this thesis is to describe the software simulation program of the Minuteman D17B computer that has been developed. A software simulation of the D17B computer was developed as part of a research effort at the Air Force Institute of Technology. This research effort was concerned with finding useful applications for the D17B computer.

There are several reasons why a simulation of the D17B computer was written. This program can be used in teaching the operation of the D17B computer. It can also be used as backup capability for running D17B programs when the actual computer is not available. The most important reason, however, is that the simulation program can provide error checks for the D17B programs which it executes. The hardware version of the D17B computer has no error checking capability.

The simulation program was written to simulate the D17B computer at the register transfer level. A register transfer approach was used because it allowed the D17B computer to be simulated at the information and data transfer level. Thus it was not necessary to simulate the logic equations required to clear and set each flipflop. Using the register transfer approach also allows for the tracing

of the information flow in the simulated computer as data is loaded and programs executed. With this information tracing capability, the simulation program can be used as a teaching aid.

General D17B Description. The D17B computer is a small, synchronous, serial, general-purpose digital computer. It was designed to be used in airborne control applications and was used in controlling the guidance and operation of a Minuteman Missile. This computer has several important characteristics of which the following are important to an understanding of the simulation program. (Ref 6:5-6)

1. When the D17B computer is executing, all computer operations are controlled by an internally stored program. This stored program can be entered by external input devices (tape reader, teletype, control console switches, etc.).
2. The word length for this computer is 27 bits, of which 24 are used in computation. The remaining 3 bits are spare and synchronizing bits and thus were not needed in the simulation program. For this reason the word length is treated as 24 bits throughout the remainder of this thesis.
3. The memory storage capability consists of a 6000 rpm magnetic disk with a storage capacity of 2935 words of which 2728 are addressable. The contents of memory include 20 cold-storage channels of 128 sectors (words) each, a hot-storage channel of 128 sectors, four rapid access loops (U,F,E,H,) of 1, 4, 8, and 16 words respectively, four 1-word arithmetic loops (A,L,H,I), and two 4-word input buffer

loops (V,R). Cold-storage channels are those memory locations which allow data to be stored only when they are enabled by an external switch. However, data can be read from them at all times. Hot-storage channels can be used for storing and reading of data without an enable switch. A loop consists of a word or group of words which are continually read and stored on the disk as it turns. A 1-word loop would be read and stored each wordtime. For a 4-word loop, each word is read and stored in four wordtimes, an 8-word loop is read and stored in eight wordtimes. A wordtime is the amount of time required to serially read and store the 24 bits of a word. All portions of memory described here have been included in the simulation program.

4. The D173 computer performs computations using the binary number system with negative numbers being represented in two's complement form (sign plus two's complement).

5. The instruction set for this computer consists of 39 instructions. The mnemonic and octal coding for each instruction is given in Appendix B. Also included with the instruction set is the number of wordtimes required for the execution phase of each instruction.

6. The input capability of the D173 computer includes acceptance of detector, discrete, incremental, and character inputs. The detector input sets the DR (detector reset) flipflop to "1" when a true level is put on the detector input line. Discrete inputs are true or false levels on the discrete input lines. Incremental inputs are sampled

inputs that are incrementally added to the input buffer loops (V,R). Character inputs are five bit codes generated by a teletype or tape reader and transferred to the D17B on the character input lines.

7. The outputs that can be realized from the D17B computer are binary, discrete, single character, phase register status, telemetry, and voltage outputs. Binary outputs are computer generated levels of +1 or -1 available on the binary output lines. A discrete output is a true level which is put on one of 28 discrete-output lines. Only one discrete output line can be at the true level at a time. Single character is a computer generated five bit code of the 4 most significant bits of the accumulator plus a parity bit. The character output is made available on output lines for driving a teletype, a tape punch, or some other character coded output device. Phase register status is the condition of the phase register flipflops which is available for monitoring on output lines. Telemetry output is the bit configuration of registers or voltage signals available on output lines for transmission to telemetry equipment. Voltage output is a computer generated analog voltage corresponding to portions of the accumulator contents which is made available on output lines.

8. Special features of the D17B computer include flag store, split-word arithmetic, and minimized access timing. Flag store provides the capability of storing the present contents of the accumulator while executing the

next instruction. Split-word arithmetic is used in performing arithmetic operations on both halves of a split word at the same time. A split word on the D17B consists of 11 bits. Minimized access timing is the placing of instructions and data in memory so that they are available with minimum delay from the disk memory.

In order to have the D17B computer simulation program simulate the actual computer as closely as possible, all of the foregoing characteristics have been included. As a result of this similarity, the simulation program shows promise for usefulness as a standard for an operational D17B computer. By comparing the results of a test program provided as input to both the hardware and software versions, register and instruction execution malfunctions in the hardware version can be detected.

The D17B computer can be loaded with programs and data from punched tapes. The programs and data are punched onto the tape by a tape punch and a tape reader is used to enter this information into the D17B computer. The simulation program is extremely helpful in the preparation of these program tapes which are to be read into the D17B computer. The simulation program has the capability of reading the same punched tapes for input data as are used in loading the D17B computer. The simulation program helps in the preparation of program tapes by detecting and locating invalid symbols punched on the tape and by decoding the program instructions. The simulation program also has

the capability to detect addresses (locations in memory) that are out of range of the present program being run. These capabilities have shown the D17B computer simulation program to be very useful.

Thesis Outline. Chapter II of this thesis contains a description of the structure and organization of the simulation program. The functions performed by the main program and subroutines are discussed and a description of the variables used in writing the simulation program is given. Chapter III contains a description of the simulation language which is used as input data for the simulation program. Methods for creating programs to be run on the simulated computer are given and a method for creating a shortened version of the simulation language is presented. Chapter IV contains a listing of the error statements provided by the simulation program. Chapter V contains example programs which have been run on the simulated computer. Several programs are listed which show the types of output that are available from the simulation program. Chapter VI is the concluding chapter and contains recommendations for additions to the simulation program to enlarge its capabilities.

Four appendices are included with this thesis to provide additional information and clarification to the D17B computer simulation description. Appendix A contains a listing of the simulation program. Appendix B is a compilation of the D17B instruction set and a listing and description of the D17B load codes. Appendix C contains

figures for interpreting the simulation program output results for binary, discrete, and voltage outputs. Appendix D supplies information for using the D17B simulation program at AFIT. Also included in Appendix D is a condensed listing of the simulation language.

The description of the D17B computer simulation program presented in this thesis assumes the reader has a basic knowledge of the D17B computer and the procedures for programming it. No attempt is made to describe the D17B computer or to describe D17B programming methods. For information concerning these areas, the reader should refer to references 1 and 4.

References 4, 5, 7, and 8 are the main sources of information used in writing the simulation program. Reference 4 is a training manual for the D17 computer which describes the functions and operations of the computer. Reference 5 is a collection of figures which show pictorially the D17B functions and operations. Reference 7 is an engineering manual with a function breakdown of the logic equations and timing diagrams of the computer operations. Reference 8 is an Air Force Technical Manual containing all the logic equations implemented on the D17B computer.

## II. D17B Computer Simulation Program

This chapter describes the organization and structure of the D17B computer simulation program. In writing the simulation program, the plan was to simulate the actual computer as closely as possible. This close correlation between the actual computer and the simulation program makes it possible for a user to use both the computer and simulation program using only one set of programming techniques. However, there are several areas in the simulation program where a quasi-simulation approach was used. The quasi-simulation approach uses the same register inputs and generates the same results, but the methods of obtaining the results differ.

In preparing to write the simulation program, several computer simulation languages were studied, the predominant one being the Computer Design Language (CDL) developed at the University of Maryland. This language consists of computer elements (register, memory, counters, etc.) and is described in the first five chapters of reference 2. Portions of the D17B computer simulation program were written in CDL, but because of the nonavailability of a CDL compiler, a transformation to the FORTRAN language was made.

The simulation program is written in the FORTRAN Extended Language to be run on the Intercon System (teletype) of a CDC 6600 Computer system. Instructions for using the simulation program at AFIT are contained in Appendix D. Appendix A is a listing of the simulation program.

The D17B computer has several codes and addresses which it decodes and uses in loading and executing a program. Karnaugh Maps (switch diagrams) of the operation codes, flag store codes, load codes, and channel addresses are shown in Figs. 1 and 2. These codes and addresses appear in the computer in binary form. The operation code is a four bit code used to determine the instruction to be executed. The flag store code is a three bit code which determines where flag store will take place. The load codes are five bit codes used in loading data into the computer. An instruction address is a seven bit code which determines the sector location of the next instruction. The instruction channel address can only be changed by using a transfer (TRA) instruction. A number address is a twelve bit code which consists of a five bit channel designation and a seven bit sector location. Because FORTRAN instructions do not operate on binary data, a correlation between the operation code, flag store code, load code, instruction address, and number address of the D17B computer and a number in the FORTRAN program had to be made. This relationship was made by taking each code or address and changing the binary representation to its equivalent decimal representation. The decimal representation was then used as the designation for the code or address in the FORTRAN program. Included on the diagrams in Figs. 1 and 2 are the binary representation, the quasi-octal representation, and the FORTRAN designation.




Fig. 1. Veitch Diagrams of Operation Codes and Special Instructions




Fig. 2. Veitch Diagrams of Channel Addresses and Flag Store and Load Codes

A quasi-octal representation of the codes and addresses can be made by taking the binary representation and converting to octal. It is necessary to assume pseudo-zero bits in specific locations. The quasi-octal representation is discussed in the D17B Computer Programming Manual (Ref 1:8). The same type of correlation was also used in designating a sector location in the FORTRAN program. Fig. 3 shows the correlation that was made between the F-loop, V-loop, R-loop, E-loop, H-loop and a sector location.

The concept used in writing the simulation program was to have the person using it provide the same data to the program as he would if he were using the actual computer in the laboratory. The switches must be turned to the proper positions to accomplish loading and computing. The data must be error free to successfully execute a program. The type of display (register or memory) is specified by the user.

The D17B computer simulation program consists of a main program and eight subroutines. The main program is a compilation of three distinct sections each of which performs a major function. These three sections are the reading and translation section, the noncompute mode section, and the compute mode section. Fig. 4 shows the program flow between these sections of the main program and the subroutines.

The organization and structure of each of the sections

SECTOR	V-LOOP			E-LOOP			H-LOOP		
	MM	FORTRAN	MM	FORTRAN	MM	FORTRAN	MM	FORTRAN	
000	1	0	1	0	1	0	1	0	
001	2	1	2	1	2	1	2	1	
002	3	2	3	2	3	2	3	2	
003	4	3	4	3	4	3	4	3	
004	5	0	1	4	5	4	5	4	
005	6	1	2	5	6	5	6	5	
006	7	2	3	6	7	6	7	6	
007	8	3	4	7	8	7	8	7	
010	9	0	1	0	1	10	9	10	
011	10	1	2	1	2	11	10	11	
012	11	2	3	2	3	12	11	12	
013	12	3	4	3	4	13	12	13	
014	13	0	1	4	5	14	13	14	
015	14	1	2	5	6	15	14	15	
016	15	2	3	6	7	16	15	16	
017	16	3	4	7	8	17	16	17	
020	17	0	1	0	1	0	1	1	
021	18	1	2	1	2	1	2	1	
022	19	2	3	2	3	2	3	2	
023	20	3	4	3	4	3	4	3	
024	21	0	1	4	5	4	5	4	
.	.	.	.	.	.	.	.	.	
170	121	0	1	0	1	10	9	10	
171	122	1	2	1	2	11	10	11	
172	123	2	3	2	3	12	11	12	
173	124	3	4	3	4	13	12	13	
174	125	0	1	4	5	14	13	14	
175	126	1	2	5	6	15	14	15	
176	127	2	3	6	7	16	15	16	
177	128	3	4	7	8	17	16	17	

Fig. 3. Correlation between Multibit and FORTRAN designation for Sector Break and Multi-word Loops




Fig. 4. M7C Computer simulation program flow

of the main program will be discussed along with the functions performed by each of the subroutines. The variables used in creating the simulation program are also listed with a short description of how each is used.

Reading and Translation Section. The reading and translation section is the translator and interpreter portion of the simulation program. All input data is read, interpreted, and translated in this portion of the main program. A transfer of operation to the noncompute node or one of the subroutines is made to utilize this data. The programming language accepted as valid data by the simulation program is described in detail in chapter III of this thesis and will not be discussed in the following description of the reading and translation section.

The reading and translation section is physically located at the beginning of the simulation program. When the simulation program is loaded for execution, execution begins at the start of this section. The first output produced by this section is a heading containing the name of the simulation program, the date, and the time at the beginning of execution. The remainder of the reading and translation section is responsible for the reading, interpreting, and translating of input data. Input data is read as alphabetic or numeric characters (hollerith). This data is then interpreted as octal or binary data, a load code, a switch designation (setting), or a miscellaneous input or command. The miscellaneous inputs or commands are




FIG. 5. Assembling and Translation Section Flowchart

GE/EE/72-7




Fig. 6. Switch Interpretation Flowchart




Fig. 7. Miscellaneous Input and Command Flowchart

responsible for a variety of functions which include the following: register and memory display, discrete data, incremental data, setting of flipflops, and node tracing.

If data is interpreted as octal data, binary data, or a load code, a translation is made from the Hollerith representation to binary integer data consisting of 1's and 0's. This binary integer data is then supplied to the noncompute mode of the simulation program where it is utilized. A switch designation results in a switch variable being loaded with the designation. Miscellaneous input or command data results in either the storing of input data or the flagging (setting to 1 or 0) of variables which control program flow.

Flow charts showing the organization and structure of the reading and translation section are shown in Figs. 5 thru 7. Fig. 5 shows the interaction and interpretative capability of the simulation program. Figs. 6 and 7 are extensions of the flowchart shown in Fig. 5 and show the results of interpretation of switch designations and interpretation of miscellaneous inputs and commands.

Non-Compute Mode Section. This section of the simulation program simulates the noncompute mode of the D17E computer. The noncompute mode can be divided into two categories each performing a major function. These two categories are noncompute load and noncompute nonload. The noncompute nonload function comprises the following nodes: "prepare to operate", "sync bit counter 1", "sync bit counter 2", "manual halt",

and "program halt". In the prepare-to-operate mode, mode control flipflops are initialized. During sync bit counter 1 and 2 modes, a synchronizing between the clock track bit counter and the bits of a word is made. The manual halt mode is used for idling, preparing to load, and preparing to compute. The program halt mode is entered by execution of a program halt instruction. The noncompute load function is made up of the following nodes: "wait", "prepare to sample", "sample code", "parity check", and "process code". The wait mode is used for idling while waiting for input data. The prepare to sample mode is entered when data is detected on the input lines. In the sample code mode the input data is read. The parity check mode is used for checking the input data for odd parity. In the process code mode the input data is decoded and processed according to the deciphered code.

Fig. 8 is a flowchart of the noncompute mode which shows the program flow between these nodes. This flowchart was used in writing this part of the simulation program. Fig. 8 is drawn as a reitch diagram with the mode control flipflop states as the boolean variables. As an aid in tracing through the noncompute mode section of the simulation program, the mode control flipflops have been included as constant cards. The mode control flipflops are listed as being set to "1" or "0". In the D173 computer these flipflops were actually set, however, they were not needed in the simulation program because of the sequential flow.




Fig. 8. Non-Compute Logic Section Flowchart




Fig. 9. Manual Halt Node Flowchart




Fig. 10. PROCESS CODE Node Flowchart

that occurs in a FORTRAN program. Two additional figures, Figs. 9 and 10 have been included which give a further breakdown of the program flow in the "manual halt" mode of noncompute nonload and in the "process code" mode of noncompute load.

Compute Mode Section. This section of the simulation program simulates the compute mode of the D173 computer. The compute mode consists of nodes which perform five major functions: "number search", "number read", "instruction search", "instruction read", and "execute". The number search, number read, instruction search, and instruction read nodes are equivalent to the fetch cycle associated with other computers. The execute node is equivalent to the execute cycle. Number search and instruction search locate the data word in memory while number read and instruction read unload the located word from memory into a register. Execute results in the execution of one of the 39 instructions in the instruction set of the D173 computer. The compute mode section of the simulation program was written using the above functions. A flowchart which shows the program flow in the compute mode section is given in Fig. 11.

Subroutines. The subroutines associated with the D173 computer simulation program were made for three purposes:

1. Those functions which were needed several times through the program were created as subroutines.




Fig. 11. Compute Node Section Flowchart

Subroutines falling into this category are Subroutine LOAD, Subroutine UNLOAD, and Subroutine DISPLAY.

2. Those functions which are only called from one place in the main program, but which are of such importance and magnitude that a separate location is beneficial in the organization of the simulation program. Subroutines in this category are Subroutine STORE, Subroutine FLAGSTO, and Subroutine MEMORY.

3. Those functions which will not be used very frequently. Therefore they could be removed from the simulation program if it was determined that they were not really needed. This would result in a decreased memory core size needed for execution of the simulation program. However, to be able to utilize all the instruction set of the D173 computer and all the channel designations these functions had to remain as a part of the simulation program. Subroutines in this category are Subroutine DISCRT and Subroutine INCREE.

A description of the function performed by each of the subroutines will be given. The order of explanation is the order of appearance on the program listing located in Appendix A.

Subroutine STORE. This subroutine performs the store (STO) instruction, which stores the contents of the accumulator in the memory address given in bits 12 thru 1 of the instruction register. A normal loading of memory is performed for all channel designations except the single word channels (A,I,L,C), channel 7 (/-loop), and channel

72 (R-loop). The store instruction cannot store in single word loops. Storage in channels 70 and 72 provides the D17B with real time control. Storage in channel 72 results in a whole word addition of the accumulator contents to the addressed word of the R-loop if the fine countdown flipflop (FC) is "0" set. If FC is "1" set, a normal store takes place. Storage in channel 72 results in a split word addition of the accumulator contents to the addressed word of the R-loop if FC is "0" set. If FC is "1" set no store is allowed. This subroutine can detect erroneous switch settings which terminate the run upon return to the main program.

Subroutine LAD. This subroutine provides the function of loading the contents of the accumulator into addressed memory locations. The areas of memory that can be loaded by the subroutine are: 20 cold-storage memory channels (channels 00 thru 46), the hot-storage memory channel (channel 50), channel 52 (F-loop), channel 54 (H-loop), channel 56 (E-loop), and channel 60 (U-loop). This subroutine can also detect erroneous switch settings which will terminate the program run. A call is made to this subroutine from both the noncompute mode section and the compute mode section of the main program.

Subroutine UNLAD. This subroutine performs the function of unloading an addressed word of memory into the H-register. The information unloaded is then used either

as an instruction or an operard number. This subroutine can unload data from all addressable memory channels. Data unloaded from channels 70 and 72 is incremental data used for real time control. If the channel designation is either 70 (V-loop) or 72 (R-loop), one of two possible actions can take place. For the V-loop, if VK (incremental input flipflop) is "0" set then normal unloading occurs, however, if VK is "1" set then the one's complement of the V-loop is unloaded. The same conditions apply to the R-loop and the settings of RK (incremental input flipflop). This subroutine can detect out of range conditons for the cold-storage and hot-storage memory channels.

Subroutine PLUGIN. This subroutine performs the function of deciphering flag store location bits (bits 17, 18, 19) of the instruction register and storing the contents of the accumulator in the deciphered channel at the sector address associated with the execution of the present instruction. The flag store codes provide for storing in the following channels: hot-storage memory channel (channel 59), channel 52 (P-loop), channel 54 (H-loop), channel 56 (E-loop), channel 60 (V-loop), and channel 64 (I-register). The remaining two flag store possibilities are flag store telemetry signal and flag store idle.

Subroutine DISPLAY. Subroutine DISPLAY provides the simulation program with the capability of displaying the binary contents of all registers and loops. This subroutine

has two entry points, ENTRY REG1 and ENTRY REG2. Entry point REG1 is called from the reading and translation section of the main program and performs the function of interpreting the arguments given with the register command. An argument consists of a register designation enclosed in parenthesis immediately following a register command. If a valid argument exists, the variable Registr is set to one. Registr being one set allows the main program to denote a register or loop to be displayed. A call to entry point REG2 is then made to determine if the contents of that register or loop should be displayed. Entry point REG2 checks to see if the register or loop was specified in the register command argument, if not a return is made to the main program. If it was specified then its contents will be displayed as output.

Subroutine MEMORY. This subroutine provides the capability of displaying the contents of memory (channels 00 thru 50) whenever the :memory command is specified. Upon entry into this subroutine a check is made of the memory command argument to determine if the display should be in octal or binary. A memory command argument consists of either BINARY or OCTAL being enclosed in parenthesis immediately following a memory command. If no argument was specified, the default condition of OCTAL is used. In displaying the contents of memory, only those portions of memory that have been written into since memory was last initialized will be shown in the output listing. Memory is initialized by writing ten decimal 9's into each word of

emory. This condition is then checked to determine if the contents have changed, and if they have, the ~~contents~~ of that location are printed as output.

Subroutine DISCRETE. This subroutine provides the capability of entering discrete data and storing it for use in a program using the discrete input instructions (DIA or DIB). Subroutine DISCRETE has two entry points, ENTRY DISK and ENTRY DIB. Entry point DISK is called to interpret and translate X-discrete inputs and store them for use during a program run. 19 bits make up each X-discrete input. A maximum of ten X-discrete input requests is allowed, because the storage area data array in the FORTRAN program is dimensioned for 10.

Entry point DIB is called to interpret and translate Y-discrete inputs and store. Each Y-discrete input consists of 24 bits. A maximum of ten Y-discrete input requests is allowed, because the storage area data array in the FORTRAN program is dimensioned for 10.

Subroutine INCREME. This subroutine provides the capability for entering incremental data into the four words of the I-loop or the four words of the R-loop. Subroutine INCREME has two entry points, ENTRY INC3 and ENTRY INC7. Entry point INC3 is called to interpret and translate I-incremental inputs and store in I-loop. Each I-incremental input is made up of 24 bits. Four I-incremental input requests fill the I-loop and entering another request

causes word 0 of the R-loop to be loaded with the new data. Additional inputs fill word 1, word 2, and word 3 with new data. This sequence can continue indefinitely.

Entry INCV is called to interpret and translate V-incremental inputs and store in V-loop. Each V-incremental input request is composed of 24 bits. Four V-incremental input requests fill the four words of the V-loop and additional input requests cycle through the four words again filling them with new data similar to the R-loop.

Simulation Program Variables. This section contains a compilation and description of the variables used in the D17B computer simulation program. A complete alphabetical listing is made of the variables with descriptions of their main uses within the program. Several of the variables have been used for more than one function. They are described as having no main usage. For these particular variables and several others, the reader should refer to the computer printout and note the use made of them in each instance they have been used. The variables that are in this category are discussed at the end of this section.

Each of the variables in the simulation program are integer variables or have been declared as such in an INTEGER statement, except the variables "Volts" and "Voltage" which are real variables.

The listing and description of the variables is as follows:

A(2<sup>4</sup>) - Accumulator, consists of 24 bits.

AK	- Carry, borrow flipflop.
BINARY	- Binary=0 represents octal designation. Binary=1 represents binary designation.
C(5)	- Operand channel register, consists of 5 flipflops.
CB(5)	- Operand channel buffer register, consists of 5 flipflops, copies the 5 least significant bits of instruction register, for "Y" special instructions.
CHAN	- Contains <del>PROGRAM</del> channel designation.
CODE	- Used mainly for <del>PROGRAM</del> operation code designation.
COMMON(24,2)	- Common registers used for storage and manipulation of information in program.
CP(5)	- Instruction channel register, consists of 5 flipflops.
D(5)	- Discrete output register, consists of 5 flipflops.
DD	- Discrete switch.
DISPLAY	- Set to "P" when output will be dispensed to high speed printer; set to "H" otherwise.
D2	- Detector reset flipflop.
E(8)	- E-loop, consists of 8 words.
EW	- Cold-storage memory write switch.
F(4)	- F-loop, consists of 4 words.
FC	- Fine count-down flipflop.
FL	- Initiate loading switch.
FSCT	- Flag store sector designator.
MASIC	- Set in manual halt mode to RS or H.

- switches to manual halt mode.
- G(3) - Binary output register, consists of 3 flipflops.
  - H(16) - H-loop, consists of 16 words.
  - HALT - Data word containing hollerith characters "HALT".
  - HCODE(8) - Data array which contains hexadecimal code for numbers 8 thru 15.
  - I(24) - Instruction register, consists of 24 flipflops.
  - ICHN - Contains calculated PENTAM designation for instruction channel.
  - IN
  - INIS - Set in manual halt mode to flag IN switch to manual halt mode.
  - IREC - Set to designate memory data to be unloaded into instruction register rather than number register.
  - ISECT - Contains calculated PENTAM designation for instruction sector.
  - IT(5) - Input transmission lines, contains the 4 bits of information and a parity bit which make up the input data for octal and load codes.
  - X - Compute mode switch, three-position switch (Run, Halt, Single).
  - ZHPR - Set to 1 by an HPR instruction, used in program control after an HPR instruction has been executed.
  - ZSIC - Set to 1 by an HPR instruction, used to flag X switch to program halt mode.

- KING - Set to 1 in manual halt mode to flag X switch or T signal to manual halt mode.
- L(24) - Lower accumulator, consists of 24 bits.
- LST - Contains number of executions specified, has a default of 50.
- LST1 - Counts the number of executions in compute mode and compares with the number specified.
- M(123,21) - Memory storage array, consists of 2683 words which includes cold-storage and hot-storage memory.
- MR(8) - Data array with ASCII-code designation for load codes.
- MUL - Set to 1 when input is to be in ASCII-code; set to 2 when ASCII-code is to be read from Tape2; set to 3 when ASCII-code is to be read from Tape3; reset to 0 at end of ASCII-code.
- MR - Master reset switch, (momentary on type).
- M(24) - Number register, consists of 24 bits.
- MUL - Data word containing hollerith character " ".
- MUL - Contains calculated MUL designation for operand channel.
- MUL - Counts input data columns, reset to 0 at count of 73.
- MUL - Data word containing hollerith character " ".
- MUL - Set to 1 in a subprogram when fatal error has been encountered, terminates run upon return to main program.

HINES	- Data word containing 9999999999, used to initialize memory and detect out of range conditions.
HLIST	- Data array containing decimal integers 0 thru 9, used in detecting valid argument in execute command.
NLPAREN	- Data word containing hollerith character "(".
HEEC(16)	- Data array containing hollerith characters of the registers and loops, used in displaying the contents of loops and registers.
NRPAREN	- Data word containing hollerith character ")".
NSCTF	- Contains calculated FORTRAN designation for operand sector.
HUR	- Used in several different applications throughout program.
HI(27)	- Data array used mainly for interpreting data, switch settings, and commands.
NUORD(72)	- An array used to store 72 characters of input data which are to be interpreted.
O(4)	- Operation-code storage register, consists of 4 flipflops.
OFF	- Data word containing hollerith characters "OFF".
ON	- Data word containing hollerith characters "ON".
ONE	- Data word containing octal one.
P(3)	- Pulse register, consists of 3 flipflops.
PLSD	- Used in several different applications

through program.

- PR            - Power on/off switch.
- R(4)        - R-loop, incremental input loop consisting of 4 words.
- REG(10)      - Array which is set by register command to display those registers and loops given as arguments.
- REGIST       - Variable which contains the code of the register or loop that has just changed information.
- RI            - Counts number of incremental inputs to R-loop, reset to 1 at count of 5.
- RK            - R-loop incremental flipflop, can be set to 1 or 0 by program input.
- RUN          - Data word containing hollerith characters "RUN".
- SB(3)        - Flag code buffer register, consists of 3 flipflops, used in calculating location to which flagstore will take place.
- SECT          - Used mainly to contain FORTRAN sector designation.
- SIGNAL       - Variable set by signal command, if set to 1, nodes of operation will be traced.
- SINGLE       - Data word containing hollerith characters "SINGLE".
- T             - Timing signal, (momentary on).
- TRAS          - Set to 1 by TMA instruction, used in controlling program operation after a TMA instruction has been executed.
- TSIG          - Set to 1 in wait node, used to flag T signal to wait node.

U	- U-loop, consists of 1 word.
V(4)	- V-loop, incremental input loop which consists of 4 words.
VI	- Counts number of incremental inputs to V-loop, reset to 1 at count of 5.
VR	- V-loop incremental flipflop, can be set to 1 or 0 by program input.
VC(8)	- Voltage output register, consists of 8 flipflops.
-VOLTAGE	- Variable used in calculating analog voltage designated by contents of voltage output register.
VOLTS	- Data array which contains numbers used in calculating voltage output.
WTIME	- Variable which is set to the number of word times required for execution of each instruction.
X(19,10)	- Array which stores X-discrete input data to be used in program run.
XI	- Counts number of X-discrete inputs, maximum of 10 is allowed.
X1	- Counts number of X-discrete inputs used in program, when greater than XI it assumes value of XI.
Y(24,10)	- Array which stores Y-discrete input data to be used in program run.
YI	- Counts number of Y-discrete inputs, maximum of 10 is allowed.
Y1	- Counts number of Y-discrete inputs used in program, when greater than YI it assumes value of YI.

ZERO - Data word containing octal zero.

The major portion of the variables included in this listing have the same name as used in the D173 computer literature. For comparison purposes, the reader is referred to the documents pertaining to the D173 computer listed in the bibliography. (Ref 6:110-114)

The following variables, some of which appear in the above listing, have been used in several different applications in the simulation program: "Code", "Correc", "Num", "Phase", "Sect", "Voltage", "I1", "I2", "I3", "I4", "I5", and "I6". These variables have been pointed out for those interested in modifying the simulation program or for those interested in implementing the simulation program on a different computer system.

A description of the organization and structure of the D173 computer simulation program has been given in this chapter. The next area to be covered is the simulation language accepted by the simulation program.

### III. D17B Computer Simulation Language

This chapter describes the simulation language understood and accepted by the D17B computer simulation program. The simulation language is the input data to the simulation program. Methods for programming the simulated computer are discussed along with a method for creating a shortened version of the simulation language. Error detection capabilities of the simulation program are presented in chapter IV. Chapter V will present some examples of programs that have been run along with the types of output that are available.

For purposes of presentation, the simulation program language is divided into the following categories: numbers and load codes, switches, and miscellaneous inputs and commands. A description of the elements of the simulation language in each of these categories will be given along with guidelines for using each.

Numbers and Load Codes. The number systems and load codes accepted by the simulation program are:

Octal numbers - 0, 1, 2, 3, 4, 5, 6, 7

Binary numbers - 0, 1

Load Codes - HALT, LOCATION, FILL, VERIFY, COMPUTE,  
ENTER, CLEAR, DELETE (A description of  
the Load Codes is given in Appendix B)

Three different representations of the numbers and load codes can be specified. By specifying OCTAL, BINARY, or  
HEX, an octal representation, a binary representation, or

an ASCII representation of the numbers and load codes can be used. The representation of the numbers and load codes in the three specifications are as follows:

	<u>Octal Representation</u>	<u>Binary Representation</u>	<u>ASCII Representation</u>
Numbers -			
0	0	10000	0
1	1	00001	1
2	2	00010	2
3	3	10011	3
4	4	00160	4
5	5	10101	5
6	6	10110	6
7	7	00111	7
Load Codes -			
HALT		01000	8
LOCATION		11001	9
FILL		11010	Z
VERIFY		01011	;
COMPUTE		11100	<
ENTER		01101	=
CLEAR		01110	^
DELETE		11111	?

When OCTAL is specified numbers and load codes must be in the octal representation. When BINARY is specified numbers and load codes must be in the binary representation. When ASCII is specified numbers and load codes must be in the ASCII representation. Program tapes to be run on the D173

computer are in the ASCII representation. The default specification is OCTAL.

To terminate an octal or binary representation, all that is required is to specify another representation. To terminate an ASCII representation requires that the letter "H" be supplied after the last ASCII input symbol. Doing this will cause the program to revert to the octal representation or binary representation which it had before H was specified.

The default specification is assumed if an error results in program termination, if the power switch is turned off, or if REINITIALIZATION is specified.

Switches. With the simulation language in this category it is possible to specify switches and designate a setting or mode. The simulation program accepts these switch designations and provides this information to program variables associated with the switches..

The form for specifying switches is as follows:

Switch(Arg)

where Switch is the designated switch mnemonic name, and Arg is the switch setting or mode position of the switch.

The switches and allowed settings are as follows:

<u>Switch Name</u>	<u>Switch Mnemonic &amp; Settings</u>
Timing Signal	T(ON)
Power On/Off Switch	PR(ON), PR(OFF)
Initiate Loading Switch	PS(ON)

Master Reset Switch	M(R)(ON)
Cold-Storage Write Switch	EW(ON), <del>EW(OFF)</del>
Discrete Switch	DD(ON), DD(OFF)
Mechanical Input Switch	I(R)(ON)
Compute Mode Switch	K(HALT), K(SINGLE), K(RUN)

Timing Signal. The timing signal is produced automatically for the octal and ASCII representations. Therefore T(ON) need be used only after each binary representation of a number or load code. The timing signal is turned off by the program.

Power On/Off Switch. The power switch must be turned on after each loading of the binary deck, and this must be done before the master reset switch is turned on to prevent an abnormal program termination. Once the power switch is turned on, it remains on until it is turned off or the program is halted and "END OF PROGRAM" is printed. The default condition for the power switch is OFF.

Initiate Loading Switch. This switch is turned on to initiate loading and puts the simulation program in the wait mode of noncompute. It is a momentary on type switch and is turned off by the program.

Cold-Storage Write Switch. The cold-storage write switch is an on/off type switch that allows writing on the cold-storage channels (channels 00 thru 46) of memory when turned on. When the switch is off, no writing is allowed.

and any attempt to write will cause an abnormal program termination. Once EW(OK) has been specified this condition will remain until it is turned off or until the program is halted and "END OF PROGRAM" is printed. The default condition for the cold-storage write switch is OFF.

Master Reset Switch. The master reset switch is turned on to initialize certain flipflops, synchronize the bit counter and sector track, load the instruction register with a transfer (TR) instruction to channel 00, sector 000, and put the simulated computer into the manual halt mode of noncompute. The master reset switch is a momentary on type switch and is turned off by the program.

Discrete Switch. The discrete switch is an on/off type switch that allows writing on the hot-storage channel (channel 50) of memory and allows discrete outputs when turned on. When this switch is off no writing is allowed on channel 50 and any attempt to write will cause an abnormal program termination. Also when this switch is off no discrete outputs can appear which will be reflected in the output listing by the printing of the following statement: "DISCRETE SWITCH IS OFF - DISCRETE OUTPUTS ARE DISABLED". Once DD(OK) has been specified, this condition will remain until it is turned off or until the program is halted and "END OF PROGRAM" is printed. The default condition of the discrete switch is OFF.

Mechanical Input Switch. The mechanical input switch is used for putting the computer in the wait mode or non-compute from the idle submode of manual halt. Whenever IN(0H) is specified it must be followed by an ES(0H) to put the computer in the wait mode. Failure to do this causes an abnormal program termination. The mechanical input switch will be used very infrequently. The mechanical input switch is a momentary on type switch and is turned off by the program.

Compute Mode Switch. The compute mode switch is a three position switch that can be set at RUN, SINGLE, or HALT positions. With the switch set at the HALT position, only functions in the noncompute mode can be performed. Setting the switch at the RUN or SINGLE positions allows the computer to enter the compute mode. If the switch is set to the SINGLE position, one instruction is executed in the compute mode. The next instruction is stored in the instruction register and the simulated computer goes thru the program halt mode to the manual halt mode to wait for further switch settings or conditions. The SINGLE position of the compute mode switch is momentary on type and the program returns the switch to the HALT condition. When the compute mode switch is set to the RUN position, continuous operation occurs in the compute mode until an HLT (halt and proceed) instruction is encountered or the program is abnormally terminated. The compute mode switch has a default condition of HALT.

Miscellaneous Inputs and Commands. The simulation language in this category provides many functions that are unrelated but were not of such importance to warrant being in a category of their own. The functions that will be described in this category are listed as follows:

Register and Memory Display

Incremental Inputs

Discrete Inputs

- Node Tracing

Execution Specifications

Setting of Flipflops

Initialization

Register and Memory Display. The binary contents of any of the registers (A,I,L,N) or loops (G,F,E,H,V,K) can be displayed by use of the register command. The register command has the following form:

REGISTER(Arg)

where Arg is a list of the registers and/or loops to be displayed.

The register command can contain from zero to ten specifications in the argument listing. A valid specification is one of the following letters which when specified will display the contents of the loop or register associated with it whenever the contents of that register or loop change in a program run:

<u>Specification</u>	<u>Register or Loop Displayed</u>
A	Accumulator
I	Instruction Register
L	Lower Accumulator
H	Number Register
U	U-loop (1-word loop)
P	P-loop (4-word loop)
E	S-loop (8-word loop)
H	H-loop (16-word loop)
V	V-loop (4-word input loop)
R	R-loop (4-word input loop)

The arguments of the register command can be separated by commas or blanks or they can be placed one after another.

Examples: REGISTER(L,I,L,N)	Will display contents of accumulator, instruction register, lower accumulator, and number register.
REGISTER(.L A)	V-loop, H-loop and accumulator will be displayed.
REGISTER()	No registers or loops will be displayed.

The default condition for the register command is REGISTER(). The default condition is assumed each time a program run is terminated and more input data is supplied. Therefore if register display is wanted, a register command must be used each time data is entered.

To display the contents of cold-storage and hot-storage channels (channels 00 thru 59) of memory, a memory command is used. The memory command has the following form:

MEMORY(Arg)

where Arg is the type of display requested, either BINARY or OCTAL.

If the argument is not included or incorrectly specified, the default for Arg is OCTAL. The memory command can be used anywhere within the program.

Examples: MEMORY(BINARY) Memory display will be in binary.  
MEMORY Memory display will be in octal.

Incremental Inputs. Because the simulation program does not have real time control capability, provisions were made for entering data in the V-loop and R-loop. This data could then be used in the programming of the simulated computer as though it had been supplied incrementally during real time processing.

The form of the request for entering incremental data is:

Loop(Arg)

where Loop is either V or R and Arg is 24 bits.

For Arg to fill the whole word of the V-loop or R-loop, it should contain 24 or more bits. Any bits above 24 are ignored. Any bits less than 24 results in the least significant bits remaining unchanged. Storage starts with bit 24 and continues towards bit 1 until data is exhausted.

Invalid bits are assumed by the program to be zero and a message is output to this effect. The first incremental input request stores data in word 0 of the V-loop or R-loop (whichever is being filled). The second request in

word 1, the third request in word 2, the fourth request in word 3. Additional requests start over with word 0 and repeat the cycle. Each time the program terminates for more data, the program is initialized to start with word 0 again. It is possible by including no data in the argument to skip numbers without changing the previously stored data. For readability blanks are ignored in the argument portion of the request. The data can therefore be arranged in any groupings desired.

Examples: `R(000 001 010 011 100 101 110 111)` This request fills word 0 of the R-loop with the binary data given in argument.

`V() V() V() V(00000111111 000000 111111)` This request causes words 0, 1, and 2 of the V-loop to remain unchanged and word 3 to be filled with the binary data given in argument.

Discrete Inputs. Discrete inputs are necessary to supply data for use with the DIA and DIB (Discrete Input A and Discrete Input B) instructions.

The form of the request for entering discrete input is:

Type(arg)

where Type is the type of discrete input, either X or Y, and arg is 19 bits for X-discrete inputs and 24 bits for Y-discrete inputs.

For arg to be valid it must contain the number of bits required for the input type. It can contain more bits than required, because excessive bits above those required are ignored. If not enough bits are supplied, however, the program will use the data beyond the request until the proper

count is reached.

Invalid bits are assumed by the program to be zero and a message is output to this effect. A maximum of ten X-discrete input requests and ten Y-discrete input requests is allowed before the storage area is filled. Additional requests are ignored. Input requests fill the storage array in sequential order from 1 to 10. Provisions for refilling the discrete storage array once all ten storage areas have been filled is given in the initialization portion of this section.

In using the stored discrete inputs, they are used from 1 to the highest number stored. Additional requests beyond the highest number results in the program using the highest number stored and a message is output to this effect. Whenever an abnormal termination of the program is made or the power switch is turned off, the counter for using discrete inputs is initialized to 1.

Node tracing. Node tracing is used in deciphering the contents of a program. In the noncompute mode, the modes of operation are listed as output. In the compute mode, the instruction being executed is listed as output and a flag store is indicated if it was programmed.

The node tracing capability is requested by a signal command with the following form:

SIGNAL

Whenever SIGNAL is specified in a program, it flips the representation of a variable from 1 to 0 or 0 to 1 depending

upon the value it had when the signal command was given. Node tracing is performed when the signal variable is 1. Whenever a program run is terminated and more input data is supplied, the signal variable is initialized to 0. The signal command used with the register command will give as output a detailed listing of the contents of a program.

Execution Specification. There are numerous occasions when a programmer will inadvertently write a program which loops on itself resulting in execution going on to infinitum. To prevent this from happening in the simulated computer, provisions have been made for counting the number of execution cycles in the compute node and terminating the program run when the number exceeds a specified amount. The programmer can specify the number of executions allowed by an execute command.

The form of the execute command is as follows:

EXECUTE(ARG)

where ARG is any four digit decimal number from 0000 to 9999.

If no execute command is given, the default value is EXECUTE(0050). Each time the program terminates for more data, the execution cycle counter is initialized to zero. However the number of executions allowed is initialized to the default value only upon an abnormal program termination, power switch turn off, or initialization. The number of executions specified is printed out whenever an execute command is encountered in a program.

Setting of flipflops. The simulation language described here provides the capability of setting or resetting certain specified control flipflops which can change program flow when encountered. The flipflops that can be set are DR (detector) flipflop, RK (incremental input) flipflop, and XK (incremental input) flipflop.

The status of the DR flipflop is used in the execution of several instructions. It is reset to "0" by program control using the RSD (Reset Detector) instruction. To "1" set the DR flipflop, a command with the following form is used:

DR

The condition of the XK and RK flipflops determine the form of the data unloaded from the I-loop and L-loop respectively. If XK and RK are "0" set, data is unloaded into the H-register in normal form. If XK and RK are "1" set, the one's complement of the data is unloaded into the L-register.

The form for specifying the condition of the XK and RK flipflops is:

Flipflop(Arg)

where Flipflop is either XK or RK, and Arg is 0 or 1.

Initialization. When the binary deck of the simulation program is loaded for execution, memory is initialized by putting ten decimal 9's in every word location, the binary output flipflops are set to a +1 condition on all three lines, the discrete input request counters are set to start counting at 1, and the DR and SC flipflops are "0" set. The

programmer can cause the same initialization to occur by using the initialization command which has the following form:

INITIALIZATION.

Programming Methods. The programming methods presented in this section and the programming examples of chapter V do not discuss methods for programming the D173 computer, but are concerned with methods and examples for programming the simulation program. For a discussion of programming the D173 computer, the reader should refer to the programming manual written for the Minuteman Computer Users Group, (Ref 1)

In the previous section of this chapter, a description of the input language that can be used by the simulation program was given. In this section methods will be described for arranging this language in a program form which can be run on the simulated computer.

The approach for arranging the input language in program form found most advantageous by the author is to visualize a hardware control console with switches for each element of the simulation language. To write a program then requires that the programmer write down the simulation language code for each switch that he would push on the console. This approach works because of the similarity between the simulation program and the hardware version of the computer.

In writing a program to be run on the simulated

computer, the programmer is not restricted to any input format. The input is format free and can be entered 72 characters per line. This allows the programmer to write a continuous program with each word of the simulation language separated by a delimiter. A delimiter is a character which fixes the end of a simulation language word. The delimiter required is one blank between each word of the simulation language. Exceptions to the use of a delimiter are that octal data can be grouped and no delimiter is needed for the ASCII representation.

There are three words in the simulation language that must begin in column one. These words are PR(OFF), GO, and \$. The two words PR(OFF) and GO signify that the input data is complete and ready to be read and interpreted by the simulation program. Entering PR(OFF) will result in the power switch being turned off at the end of the run. Entering GO causes the simulation program to return for more input data when it is interpreted. A comment line is created by specifying \$ in column 1. The program ignores the 71 remaining characters in that line.

Whenever the simulation program is loaded for execution, PR(ON) must be specified before PR(OFF). Once the power switch has been turned on it remains on until it is turned off or until the program is halted. SW(ON) and DD(ON) will also remain on until turned off or until the program is halted.

A typical program to be run on the simulated computer

will contain switch designations, octal or binary data and load codes, and commands. To enter octal or binary data and load codes, the simulated computer must be in the wait mode of noncompute. One of several ways that this can be accomplished is with the following switch designations:

PR(ON) MR(ON) FS(ON)

The power switch has now been turned on, the master reset switch has been depressed putting the computer through the "prepare to operate" node, "sync bit counter 1-2-2" node where the instruction register is loaded with a transfer (TR) instruction to channel 00, sector 000, and into the manual halt mode. The initiate loading switch was pushed putting the computer into the wait mode. To enable writing on cold-storage channels of memory and allow the memory to be filled with input data the following would be specified:

EI(ON) FILL

The cold-storage write switch has been turned on and the fill load code has been specified. The simulated computer is now ready to receive and store data. The following program is a sample D17B computer program to add two octal numbers (14 and 2) and output a telemetry signal of the answer:

44010201 ENTER 64020202 ENTER 42402200 ENTER CLEAR 201  
LOCATION CLEAR 14 ENTER CLEAR 2 ENTER

The addition program and data have been entered into memory. To put the simulated computer into the compute mode requires the following switch designations:

R(RUN) MR(ON)

The compute switch has been set at the RUN position and the master reset switch is depressed again putting the computer through the modes described earlier. Once the manual halt mode is reached, the computer will automatically go to the compute mode and the program will be executed.

The complete program would look as follows:

```
FR(OFF) MR(ON) RS(OFF) BS(OFF) FILL 44010201 L113 64020202  
ENTER 42102200 ENTER CLEAR 201 LOCATION CLEAR 14 ENTER  
CLEAR 2 ENTER R(RUN) MR(ON)
```

The above program is complete and upon execution will output the answer (total 16) via a telemetry signal. The telemetry signal consists of 24 bits (000000 000000 000000 010000).

Entering either FR(OFF) or GO provides a ready signal to the simulation program. This ready signal results in the execution of the input data supplied by the user. If FR(OFF) was specified, then at the end of execution, the teletype would print the following message:

"TO RUN ANOTHER PR INPUT TYPE 'RUN'; TO STOP TYPE 'HALT' -"  
To continue running more programs or more data, the user would type R(RUN). The system would respond and tell the

user to (ENTER PROGRAM). At this point the user would enter more programs or more data.

If GO has been specified then at the completion of the program run the system would respond with the message to (CONTINUE PROGRAM). The user can now execute the same program over again with the same data or new data can be entered. The program written onto the memory will remain there until overwritten or until initialization occurs.

To execute the same program again would require the following:

MR(OH) K(RUN)

GO

To execute the same program again with new data (20 & 12) would require the following:

MR(OH) FS(OH) FILL CLEAR 201 LOCATION CLEAR 20 ENTER  
CLEAR 12 ENTER K(RUN) MR(OH)

GO

Overwriting the previous program with a program to multiply two numbers (+.04000000 and +.30000000) could be accomplished as follows:

MR(OH) FS(OH) FILL CLEAR 1 LOCATION 24020202 ENTER  
CLEAR 201 LOCATION 02000000 ENTER 14000000 ENTER  
GO

This program would produce no results because it was not entered into the compute mode. To execute it would

require:

MR(ON) E(BUS)

GO

Execution of the program produces a telemetry signal of the answer. For a more comprehensive listing of the compute mode portion of the program, the signal and register commands can be used. When using the signal and register commands in the compute mode for the first few times, the number of executions allowed should be lowered. This is done to prevent large amounts of output in case the program has loops. To execute the multiply program using the signal and register commands would require:

SIGCUPD(0010) SIGNAL RECEIVER(A,I,L,S) E(BUS) M(ON)

GO

It is possible to run a program ending with an HPR instruction (such as the previous addition or multiply programs) several times using two different numbers each time. To do this requires specifying E(HALT) when the simulated computer is in the program halt mode and to follow this by PS(OH). Specifying E(HALT) puts the simulated computer in the manual halt mode and specifying PS(OH) puts the simulated computer in the wait mode. If a signal or register command was being used, then SIGNAL RECEIVER() should be specified before entering more data. Doing this prevents mode tracing and register display while the new data is

being loaded into the computer. The signal and register commands must be respecified before K(RUN) is specified to allow mode tracing and register display in the compute mode. The new data can be entered by specifying a fill load code and following this with the new data. The simulation program can now be put back into the compute mode by specifying K(RUN) followed by LR(ON). This cycle can be repeated as many times as desired. The program for doing this with two sets of data would look as follows:

```
LR(ON) RS(ON) FILL CLEAR 201 LOCATE11 20200000 ENTER  
04040000 ENTER K(RUN) LR(ON) K(HALT) RS(ON) FILL  
CLEAR 201 LOCATE11 00300000 ENTER 22250000 ENTER  
K(RUN) LR(ON)  
GO
```

The previous examples have been entered into the compute mode by specifying LR(ON) K(RUN) or K(RUN) LR(ON). This results in a transfer to channel 00, sector 000 and starting execution at that location. A program can be executed at any starting location by specifying 5000xxxx LOCATION COMPUTE K(RUN). xxxx is the channel address and sector location of the first instruction to be executed. LOCATE puts the transfer instruction 5000xxxx in the instruction register, COMPUTE puts the computer in the manual halt mode and K(RUN) puts the computer in the compute mode for continuous run.

All programs which specify K(RUN) should end with a halt and proceed ("H") instruction. This instruction puts

the computer into the program halt mode. If an HPR instruction is not used, the program will continue in the compute mode until an error occurs which will terminate the run or the number of executions exceeds the number specified.

Shortened Version of Simulation Language. The following description of a method for creating shortened versions of the simulation language does not apply to octal data, switches (except compute mode switch), or flipflop settings. These parts of the language have not been included in the discussion.

A shortened version of the input language can be created by the user. To do this requires taking those letters of a simulation language word which are used by the simulation program in interpreting it and using those letters as the input for the word. Additional letters can be added to build a mnemonic form of the word if desired. The following is a listing of those words in the simulation language which can be shortened, a listing of the portions of the word which are used in interpreting it, and an example of a shortened version of the word:

Simulation Language words which can be shortened	Interpreting Letters	Example of a shortened version
HALT	H	HALT
LOCATION	L	LOC
FILL	FI	FILL
VERIFY	V	VER

COMPUTE	CO	COM
ENTER	EN	EN
CLEAR	CL	CL
DELETE	DE	DEL
OCTAL	O	OCT
BINARY	B	BIN
HEXAN	HH	HEXAN
SINGLE	S	SING
-- RUN	-R	RUN
REGISTER(Arg)	RE(Arg)	REG(Arg)
MEMORY(BINARY)	ME(B)	MEM(B)
MEMORY(OCTAL)	ME(O)	MEM(O)
SIGNAL	S	SIG
EXECUTE(Arg)	EX(Arg)	EXEC(Arg)
REINITIALIZATION	REI	REINIT

The same using conditions apply to the abbreviated version of the language as apply to the full-word version. A blank is needed as a delimiter between each word of the language except octal data. Input data is entered with a free format. All 72 columns can be used for entering input data, however, no language element can be divided between two lines. If a word will not fit on a line, leave the remainder of the line blank and put the word at the first of the next line.

A description of the simulation has been given in this chapter. This language consists of numbers and load codes, switches, and miscellaneous commands. Also discussed was

the method for creating programs to be executed by the simulation program. The chapter was concluded with a method for creating a shortened version of the simulation language. The following chapters will give a listing of the error detection capability of the simulation program and will present examples of programs that have been run on the simulated computer.

#### IV. Error Detection

Error detection is one of the outstanding features of the D17B computer simulation program. With this capability the program tapes can be error checked by the simulated computer before they are run on the D17B computer. To successfully load and execute a program on the D17B computer the program has to be error free. At the present time there are no error checks made by the D17B computer except for parity and verifying the contents of memory.

The error detection provided by the simulation program goes beyond checking just program tapes. All input data is checked for validity by comparing the input symbols against the simulation language symbols. Checks are also made by the simulation program to detect invalid switch settings, addresses that are out of range of the program, and a variety of conditions that are not allowed by the D17B computer.

A listing of the error statements that are provided by the simulation program is given in this section. Included with each statement are possible causes of the error or a further explanation of the error.

Error Statements/Causes of Errors. A listing of the error statements provided by the D17B computer simulation program is as follows:

THE FOLLOWING DATA IS NOT ALLOWED: (Invalid Data)  
Input symbols specified are not part of the simulation language.

LOAD CODES MUST BE IN BINARY WHEN BINARY IS SPECIFIED  
A different representation for a load code was used when  
the binary representation was specified.

THE FOLLOWING INPUT DATA IS INVALID: (Invalid Data)  
Portions of the input word were interpreted but an improper  
symbol was encountered disallowing any further interpre-  
tation.

COMPUTER IS NOT IN WAIT MODE - DATA CANNOT BE ENTERED -  
PROGRAM TERMINATED

The program must be in the wait mode of noncompute for data  
to be entered.

AN PS(ON) SIGNAL MUST FOLLOW AN IN(ON)-SIGNAL TO PUT MACHINE  
IN WAIT MODE - DATA IGNORED

If IN(ON) is specified, the only way to put the computer in  
the wait mode is to specify PS(ON).

COMPUTE MODE SWITCH SPECIFIED INCORRECTLY

Only RUN, SINGLE, or HALF can be used as codes for the com-  
pute switch.

THE FOLLOWING INPUT DATA ON IBMAN TAPE IS INVALID - (Invalid  
Symbol)

When IBMAN has been specified, input data must be in the  
ASCII representation.

EXECUTE ARGUMENT SPECIFIED INCORRECTLY - DEFAULT VALUE OF 50  
ASSIGNED

The argument of the execute command must contain four decimal  
digits to be valid.

COLD-STORAGE WRITE SWITCH SPECIFIED INCORRECTLY

Only ON or OFF can be used as the settings for the cold-  
storage memory write switch.

DISCRETE SWITCH SPECIFIED INCORRECTLY

Only ON or OFF can be used as the settings for the discrete  
switch.

POWER ON/CPP DATA IS INCORRECT

Only ON or OFF can be used as the settings for the power on/off switch.

CHANNEL SPECIFIED CANNOT BE LOADED - PROGRAM TERMINATED

Only channels 00 thru 56 can be loaded by an enter load code.

ER(CH) CANNOT BE SPECIFIED WITH PR(OFF) - PROGRAM TERMINATED

PR(CH) must be specified before ER(CH).

K(HALT) MUST BE SPECIFIED BEFORE K(RUN) AFTER AN HPR INSTRUCTION - PROGRAM TERMINATED

An HPR instruction puts the computer into the program halt mode and K(HALT) must be specified to get out of the program halt mode and into the manual halt mode.

A TRANSFER IS NOT ALLOWED TO L-REG, V-, OR R-LOOPS - PROGRAM TERMINATED

Channels 64, 70, and 72 cannot be used with a TRA (Transfer) instruction.

THE X-INSTRUCTION REQUESTED IS NOT AN INSTRUCTION

Not all possibilities for A-special instructions have been wired into the computer, you have specified one of those areas for execution. Check the Operation Code switch diagram.

STORAGE CANNOT TAKE PLACE IN COLD-STORAGE CHANNELS IF COLD STORAGE WRITE SWITCH IS OFF - PROGRAM TERMINATED

EW(CH) must be specified before writing can take place on cold-storage memory channels.

STORAGE IS NOT ALLOWED IN SINGLE-LOOPS (A,I,L, OR U) - PROGRAM TERMINATED

The STO (Store) instruction cannot store in single-word loops.

STORAGE CANNOT TAKE PLACE IN CHANNEL 50 IF DISCRETE SWITCH IS O/P - PROGRAM TERMINATED

DD(CH) must be specified before writing can take place on

channel 50 (hot-storage memory channel).

COLD-STORAGE MEMORY CANNOT BE LOADED IF COLD-STORAGE WRITE SWITCH IS OFF - PROGRAM TERMINATED

EW(OH) must be specified before writing can take place on cold-storage memory channels.

HOT-STORAGE MEMORY CANNOT BE LOADED IF DISCRETE SWITCH IS OFF - PROGRAM TERMINATED

DD(CH) must be specified before writing can take place on channel 50 (hot-storage memory channel).

FLAGSTORE IS ALLOWED ONLY IN L-REP WHEN STORE INSTRUCTION IS TO CHANNEL 50, F, H, OR E-LOOPS - PROGRAM TERMINATED

If a STO (Store) instruction is to channels 50, 52, 54, or 56, a flag store is allowed only to channel 64.

OPERAND ADDRESS IS OUT OF RANGE - PROGRAM TERMINATED

An area of memory has been designated for an operand, but no data has been loaded there.

INSTRUCTION ADDRESS IS OUT OF RANGE - PROGRAM TERMINATED  
A memory word has been designated as the next instruction, however no data has been loaded or stored into that memory word.

REGISTER DISPLAY REQUEST IS INVALID - (Invalid Register Display Request)

Register display command is missing a left parenthesis.

(Invalid Symbol) IS NOT A VALID REGISTER DISPLAY ARGUMENT

A symbol other than one of the ten register display symbols was used.

## V. Programming Examples

This chapter is concerned with programs that have been run on the D17S computer simulation program. Seven different example programs and flow charts will be presented which show the types of output that can be realized. In the course of presenting these seven examples, the majority of the instructions in the instruction set of the D17S computer will be used.


Example Program Number 1. In this example, the type of output available in the noncompute mode is shown. This example shows the way load codes are used and the way in which data is loaded into memory.

Signal tracing and register display in the noncompute mode will be used very infrequently because of the large amounts of output even for a small program. However, for someone learning the operation of the D17S computer the output displayed by these two commands can be used as a teaching aid.

A memory display request is made at the end of this example. The memory dump that appears on the listing has a channel and sector designation on the left. This address is the memory address of the actual word appearing in the first column of that row. The second column in the same row contains the memory word of the next sector location. The same applies to all remaining words in that row. If a sector location in a row has not been loaded with data it

appears on the listing as a word containing all 7's. The rows in which none of the sector locations are loaded with data do not appear in the memory dump listing.

The flowchart for example program no. 1 is as follows:



IF OUTPUT IS TO BE DISPOSED TO PRINTER, TYPE "?" AND "YOUR NAME"; OTHERWISE TYPE "X - X"

```
*****  
**  
**          D12B COMPUTER           **  
**          SIMULATION PROGRAM      **  
**  
**  DATE: 01/24/72                TIME: 19.43.00  **  
**  
*****
```

\*\* PRINTOUT OF INPUT PROGRAM \*\*  
(MASTER PROGRAM)

SIGNAL REGISTER(A,L,D) PC(00) RS(00) PS(00) ST(00) DR(00) FILL  
CLEAR 91234567 ENTER HALT MEMORY(SOTAL)  
PRO(OFF)

\*\* RESULTS OF SIMULATION \*\*

SIGNAL DS - NODES WILL BE TRACED

POWER HAS BEEN TURNED ON

MASTER RESET SEQUENCES  
PREPARE TO OPERATE MODE  
SYNCH BIT COUNTER 1 MODE  
SYNCH BIT COUNTER 2 MODE  
L024-10 = 101 000 000 000 000 000 000

SC40 'T(2)C(1)' MODE SUB-MODE OF MANUAL HALT  
INTERLACE SUB-MODE OF MANUAL HALT  
PREPARE TO LOAD SUB-MODE OF MANUAL HALT  
CIRCULATES BETWEEN PREPARE TO LOAD AND INTERLACE SUB-MODES OF MANUAL  
HALT  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - FILL  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - CLEAR  
L024-10 = 000 000 000 000 000 000 000  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - TOTAL  
L024-10 = 100 000 000 000 000 000 000  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - TOTAL  
L(24-1) = 000 000 000 000 000 000 000 001  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - TOTAL  
L(24-1) = 000 000 000 000 000 000 001 010  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - TOTAL  
L(24-1) = 000 000 000 000 000 001 010 011  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - TOTAL  
L(24-1) = 000 000 000 000 001 010 011 100  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - TOTAL  
L(24-1) = 000 000 000 001 010 011 100 101  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - TOTAL  
L(24-1) = 000 000 001 001 010 011 100 101  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - TOTAL  
L(24-1) = 000 001 001 001 010 011 100 101  
WAIT MODE

PREPARE TO SAMPLE MODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - ENTER  
ENTER - 100 SUB-MODE OF FULL-ENTERY  
L(24-1) = 000 001 001 001 010 011 100 101  
ENTER - 101 SUB-MODE OF FULL-ENTERY  
ENTER - 102 SUB-MODE OF FULL-ENTERY  
ENTER - 103 SUB-MODE OF FULL-ENTERY  
L(24-1) = 111 000 001 000 000 001 000 001  
WAIT MODE

GE/EE/72-7

PREPARE TO SAMPLE CODE  
SAMPLE CODE MODE  
PARITY CHECK MODE  
PROCESS CODE - HALT  
PREPARE HALT MODE

SCD "P(2)S(3)" WHILE SLE-MODE OF FAULTAL HALT  
INTERLOCK SUB-MODE OF FAULTAL HALT  
PREPARE TO LOAD SLE-MODE OF FAULTAL HALT  
CIRCULATE BETWEEN PREPARE TO LOAD AND INTERLOCK SLE-MODES OF FAULTAL  
HALT

\*\* MEMORY DUMP \*\*

CHAN	SECT	DATA	DATA	DATA	DATA	DATA	DATA
00	000	01234567	77777777	77723333	77777777	77777777	77777777

\*\* END OF MEMORY DUMP \*\* (CONTENTS OF MEMORY NOT LISTED CONTAIN NO  
INFORMATION FALLOUTED BY THE PREVIOUS PARAGRAPH BUS)


POWER HAS BEEN TURNED OFF  
TO BUS ANOTHER ADDRESS TYPE "BUS"; TO STOP TYPE "HALT" - HALT


\*\* END OF PARAGRAPH. EXECUTING TIME: .850 SEC  
18.51.87.877

Example Program Number 2. This example consists of an addition ripple program that has been written using the three different representations for input data. Each program has been loaded and executed separately. The addition ripple program loads 1 into the accumulator and keeps adding 1 to the contents of the accumulator. Because this program loops on itself, the execute command has been used to stop the executions at a count of five.

-The initialization and memory commands are used with each representation. Node tracing and register display are used in the compute mode portion only.

The flowchart for example program no. 2 is as follows:





IF OUTPUT IS TO BE DISPLAYED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE "S" - 3

```
*****  
**  
**      SITE COMPUTER  
**      SIMULATION PROGRAM  
**  
**      DATE: 21/24/72          TIME: 19.54.45  
**  
*****
```

\*\* PRINTOUT OF INPUT PROGRAM \*\*  
(ENTER PROGRAM)

S ADDITION RIPPLE PROGRAM IN BCD REPRESENTATION

PROGRAM 10110101 10100001 01000000  
44010002 ENTER 54010002 0100 CLEAR 1 ENTER  
MEMORY SIGNAL REGISTER(0) EXECUTE(0005) EXEC(0) M(00)  
PR(OFF)

\*\* RESULTS OF SIMULATION \*\*

\*\* MEMORY DUMP \*\*

DATA	SECT	DATA	DATA	DATA	DATA
00	000	44010002	54010002	00000001	77777777

\*\* END OF MEMORY DUMP \*\* OUTLINES OF MEMORY NOT LISTED CONTAIN THE INFORMATION PRODUCED BY THE PRESENT PROGRAM (0003)

SIGNAL 00 - MODES WILL BE TRACED

NO. OF EXECUTIONS SPECIFIED = 5  
MASTER RESET SEQUENCE  
PREPARE TO OPERATE MODE  
SYNCH BIT COUNTER 1 MODE  
SYNCH BIT COUNTER 2 MODE

0001000011 IDLE MODE OF NORMAL FAULT  
PREPARE TO COMPUTE MODE OF FAULT FAULT

CALCULATE MODE

TRANSFER INSTRUCTIONS - (TRX)

CLEAR 4700 INSTRUCTIONS - (CLR)  
H024-11 : 000 000 000 000 000 000 001

ADD INSTRUCTIONS - (ADD)  
H024-11 : 000 000 000 000 000 000 000

ADD INSTRUCTION - (ADD)  
A(24-1) = 000 000 000 000 000 000 011

NO. OF EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROGRAM TERMINATED  
TO RUN ANOTHER PROGRAM TYPE "END"; TO STOP TYPE "HALT" - END

\*\* PRINTOUT OF INPUT PROGRAM \*\*  
(ENTER PROGRAM)

REINITIALIZE  
00

\*\* RESULTS OF SIMULATION \*\*

MERGEY HAS BEEN INITIALIZED

\*\* PRINTOUT OF INPUT PROGRAM \*\*  
(ENTER PROGRAM)

5 ADDITION BIPPLE PROGRAM IN BINARY REPRESENTATION

PS(00) 001001 FS(00) 001001 B10001  
11010 1(00) 001001 1(00) 001001 1(00) 001001 1(00) 001001 1(00) 001001  
10000 1(00) 001001 1(00) 001001 1(00) 001001 1(00) 001001 1(00) 001001  
10000 1(00) 001001 1(00) 001001 1(00) 001001 1(00) 001001 1(00) 001001  
01101 1(00) 001001 1(00) 001001 1(00) 001001 1(00) 001001 1(00) 001001  
MERGEY SIGNAL REGISTERED EXECUTE(00000) E(000) RS(000)  
PA(0FF)

\*\* RESULTS OF SIMULATION \*\*

\*\* MERGEY DUMP \*\*

CHAN SECT	00 000	44010002	64010002	60000001	77777777
-----------	--------	----------	----------	----------	----------

\*\* END OF MERGEY DUMP \*\* THE CONTENTS OF MERGEY DUMP LISTED CONTAINS NO  
INFORMATION PRODUCED BY THE PRESENT PROGRAM END

SIGNAL TO - MODES WILL BE TRACED

NO. OF EXECUTIONS SPECIFIED : 5

ENTER SELECT FUNCTION  
PREPARE TO OPERATE MODE  
SYNCH BIT COUNTER 1 MODE  
SYNCH BIT COUNTER 2 MODE

G(4) '000001' IDLE SUB-MODE OF FUSCAL HALT  
PREPARE TO COMPUTE SUB-MODE OF FUSCAL HALT

COMPUTE MODE

TRANSFER INSTRUCTIONS - (TRAD)

CLEAR & ADD INSTRUCTIONS - (CLAD)

A(24-1) = 000 000 000 000 000 000 000 001

ADD INSTRUCTION - (ADD)

A(24-1) = 000 000 000 000 000 000 000 010

ADD INSTRUCTIONS - (ADD)

A(24-1) = 000 000 000 000 000 000 000 011

\*\* NO EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROGRAM TERMINATED  
TO END ANOTHER PROGRAM TYPE END ; TO STOP TYPE HALT - END

(ENTER PROGRAM) \*\* POSITION OF INPUT PROGRAM \*\*

INITIALIZE  
00

\*\* RESULTS OF SIMULATION \*\*

MEMORY HAS BEEN INITIALIZED

(ENTER PROGRAM) \*\* POSITION OF INPUT PROGRAM \*\*

5 ADDITIVE BIPPLE PROGRAM IN ASCII REPRESENTATION

PR(00) DE(00) SF(00) SW(00) ER(00)  
Z 44010002 = 04100002 = 1 1 0  
MEMORY SIGNAL REGISTER(0) EXECUTE(0005) ER(00) SW(00)  
PR(0FF)

\*\* RESULTS OF SIMULATION \*\*

INPUT SOURCE - FILE TAPE

\*6 MEMORY CDRP \*

TRAD	SECT	DATA	DATA	DATA	DATA
00	003	44010002	04010002	00000001	77777777

\* END OF MEMORY CDRP \*  
INFORMATION PROVIDED BY THE PRESENT PROGRAM END

SIGNAL ON - MODES WILL BE TRACED

- 6 -

NO. OF EXECUTIONS SPECIFIED = 5  
MASTER RESET SEQUENCE  
PREPARE TO OPERATE MODE  
SYNC BIT COUNTER 1 MODE  
SYNC BIT COUNTER 2 MODE

0(0)'0(2)0(1)' IS THE SUB-MODE OF MANUAL HALT  
PREPARE TO COMPUTE SUB-MODE OF MANUAL HALT

COMPUTE MODE

TRANSFER INSTRUCTIONS - (TEA)

CLEAR & ADD INSTRUCTIONS - (CLAD)  
A(24-1) = 000 000 000 000 000 010 000 001

ADD INSTRUCTIONS - (ADDI)  
A(24-1) = 000 000 000 000 000 000 000 010

ADD INSTRUCTIONS - (ADDD)  
A(24-1) = 000 000 000 000 000 000 000 011

NO. OF EXECUTIONS HAVE BEEN SET TO 5. SPECIFIED - PROGRESS TERMINATED  
TO RUN ANOTHER PROGRAM TYPE 'NO'; TO STOP TYPE 'HALT' - HALT

\*\* END OF PROGRAM      EXECUTION TIME: 1.125 SEC  
20.09.19.516P

Example Program Number 3. This example is an arithmetic program that uses a COA (character output) subroutine to output the answer as eight octal digits. The COA subroutine was developed by the Systems Laboratory Group at Tulane University. (Ref 1:27,28)


The arithmetic program consists of seven arithmetic routines with starting locations at the program address listed below. Each routine needs two data numbers starting at the data addresses given.


Program Address			Data Address		
<u>Chan</u>	<u>Sect</u>	<u>Arithmetic Routine</u>	<u>Chan</u>	<u>Sect</u>	
00	000	ADD routine	02	001	
04	000	SUB routine	06	001	
10	000	SAD routine	12	001	
14	000	SSU routine	16	001	
20	000	HPI routine	22	001	
24	000	SHP routine	26	001	
30	000	Whole No. HPI routine	32	001	

Each routine of the arithmetic program can link up with the COA subroutine to output the results. The COA subroutine is loaded in channels 44 and 46. The last instruction of the COA subroutine is an HPI instruction which puts the computer in the program halt mode.

In this example a flag store telemetry signal is also used to output the answer. No mode tracing or register display is used.

The flowchart for example program no. 3 is as follows:





CE/EE/72-7

IF OUTPUT IS TO BE DISPOSED TO PRINTER, TYPE "?" AND "YOUR NAME"; OTHERWISE TYPE "3" - X

```
*****  
**  
**          3173 COMPUTER  
**          SIMULATION PROGRAM  
**  
**          DATE= 01/24/72      TIME= 21.00.47  
**  
*****
```

\*\* RELIEFOUT OF INPUT PROGRAM \*\*  
(ENTER PROGRAM)

S ARITHMETIC PROGRAM WITH COA SUBROUTINE

PR(00) IR(00) SE(00) PS(00) RIAS  
2 44010201 = 54034603 = 52404400 =  
^ 400 9 44010201 = 70224602 = 54034603 = 52404400 =  
^ 1000 9 44011201 = 60224602 = 54034603 = 52404400 =  
^ 1400 9 44011601 = 70224602 = 54034603 = 52404400 =  
^ 2000 9 44012201 = 240224602 = 54034603 = 52404400 =  
^ 2400 9 44012601 = 302224602 = 54034603 = 52404400 =  
^ 3000 9 44013201 = 11322214 = 47633202 = 00042213 =  
 24056095 = 54154603 = 52404400 =  
  
S COA SUBROUTINE  
^ 4600 9 44013601 = 570224602 = 40034600 = 000772203 = ^ 4407 9 54104613  
= 42114601 = 30153201 = ^ 4013 9 47344614 = 40154200 = 03174031 = ^ 4417  
9 54204603 = 54214603 = 44224602 = 10234400 = 74244624 = 54254624 =  
44264626 = 74274627 = 11244626 = 44314631 = 54324624 = 46332203 = ^ 4601  
9 51234567 = ^ 1 = ^ 4614 9 37777777 = ^ 4622 9 ^ 6 = ^ 4624 9 ^ 1 =  
^ 4626 9 ^ 15 = ^ 1 = ^ 4631 9 ^ 6 =

S MEMORY CL 231 LSC CL 40 ES CL 17 EM EXEC(1000) PR(00) T(SUS, E(HALT)  
FILL CL 320! LSC CL 7 !' CL 7 ES 50003000 LSC COMP T(SUS)  
PR(GFT)

\*\* RESULTS OF SIMULATION \*\*

INPUT SOURCE - READ FILE

\*\* MEMORY DUMP \*\*

CHAC	SECT	DATA	DATA	DATA	DATA
00	000	44010201	54020202	54034603	52404400
04	000	44010201	74020202	54034603	52404400
10	000	44011201	60021202	54034603	52404400
14	000	44011601	70021202	54034603	52404400
20	000	44012201	240224602	54034603	52404400
24	000	44012601	302224602	54034603	52404400
30	000	44013201	11322214	47633202	00042213
30	000	24056095	54154603	52404400	77777777

44	000	44014601	47224602	40034200	-	-00072203
44	004	77777777	77777777	77777777	-	54104610
44	010	44114601	00153201	77777777	-	47344614
44	014	40154200	00174001	77777777	-	44204606
44	020	54214603	44224622	10234430	-	74244624
44	024	54254624	44254624	74274627	-	10254400
44	030	44314631	54324624	40332230	-	77777777
46	000	77777777	01234567	00000001	-	77777777
46	014	37777777	77777777	77777777	-	77777777
46	020	77777777	77777777	00000006	-	77777777
46	024	00000001	77777777	00000015	-	00000001
46	030	77777777	00000006	77777777	-	77777777


\* END OF MEMORY DUMP \*  
 (CONTINUE OF MEMORY SET LISTED CERTAIN INFORMATION PRODUCED BY THE PRESENT PROGRAM RUN)

NO. OF EXECUTIONS SPECIFIED = 1000  
 PLACED INSTRUCTIONS TELETYPE SIGNAL - 0000000000000000000000 111111  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0100 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0111 HEMIDECIMAL CHARACTER OUTPUT - 7  
 BINARY CHARACTER OUTPUT - 0111 HEMIDECIMAL CHARACTER OUTPUT - 7  
 PLACED INSTRUCTIONS TELETYPE SIGNAL - 1000000 0000000 000000 110001  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0000 HEMIDECIMAL CHARACTER OUTPUT - 0  
 BINARY CHARACTER OUTPUT - 0110 HEMIDECIMAL CHARACTER OUTPUT - 6  
 BINARY CHARACTER OUTPUT - 0031 HEMIDECIMAL CHARACTER OUTPUT - 1  
 TO RUN ANOTHER PROGRAM TYPE "RUN"; TO STOP TYPE "HALT" - HALT

\* END OF PROGRAM  
 21.13.20 8702 EXECUTION TIME: 1.721 SEC

Example Program Number 4. This example is a program which shows the discrete output capability of the simulation program. To interpret the discrete output listing, the reader should refer to Fig. 12 in Appendix C.

The flowchart for example program no. 4 is as follows:



IF OUTPUT IS TO BE DISPOSED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE "S - S"

```
** DIB COMPUTER
** SIMULATION PROGRAM
** DATE= 01/24/72      TIME= 19.16.37
**
```

\*\* PRINTOUT OF INPUT PROGRAM \*\*  
(ENTER PROGRAM)

S DISCRETE OUTPUT PROGRAM

-PR(00) RE(00) EN(00) FILL
 : 40012600 EN 40023500 EN 60030203 EN 54340302 EN 56000000 EN
 CL 203 LOC CL 1 EN EXEC(S160) EXEC(S160) RECALL
 PR(OFF)


\*\* RESULTS OF SIMULATION \*\*

NO. OF EXECUTIONS SPECIFIED = 164
 DISCRETE OUTPUT LINE 0 10 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 20 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 30 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 40 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 50 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 60 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 70 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 80 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 90 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 100 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 110 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 120 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 130 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 140 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 150 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 160 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 170 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 180 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 190 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 200 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 210 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 220 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 230 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 240 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 250 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 260 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 270 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 280 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 290 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 300 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 310 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 320 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 330 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 340 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 350 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 360 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 370 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 380 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 390 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 400 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 410 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 420 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 430 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 440 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 450 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 460 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 470 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 480 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 490 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 500 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 510 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 520 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 530 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 540 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 550 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 560 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 570 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 580 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 590 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 600 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 610 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 620 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 630 HAS A 1 OUTPUT SIGNAL
 DISCRETE OUTPUT LINE 0 640 HAS A 1 OUTPUT SIGNAL
 NO. OF EXECUTIONS FINISHED SINCE LAST SPECIFICATION - PROGRAM TERMINATED
 TO END ALL THESE PROGRAMS TYPE "E" ; TO STOP TYPE "HALT" - HALT

\*\* END OF PROGRAM. EXECUTION TIME= .552 SEC
 19.23.36.81CF :

Example Program Number 5. The program for this example uses the binary output instructions (BOA, BOB, BOG) and shows the binary output capability of the simulation program. To interpret the binary output listing, the reader should refer to Fig. 13 in Appendix C.

The flowchart for example program no. 5 is as follows:



IF OUTPUT IS TO BE DISPOSED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE "N - N"

```
*****  
**  
**          DIGITAL COMPUTER  
**          SIMULATION PROGRAM  
**  
**      DATE= 01/24/72           TIME= 20.10.14 **  
**  
*****
```

(ENTER PROGRAM) \*\* PRINTOUT OF INPUT PROGRAM \*\*

S BINARY OUTPUT PROGRAM

```
PR(GE) ER(00) FS(00) EM(00) FILL  
44010201 ER 40021000 ER 40031000 ER 40041000 ER 40051000 ER 40061000 ER  
40071000 ER 40101000 ER 40111000 ER 40121000 ER 40131000 ER 40092200 ER  
CL 201 LEC 00400900 ER X(EUS) SIGNAL 226(L,S) ER(00)  
PR(OFF)
```

\*\* RESULTS OF SIMULATION \*\*

SIGNAL SG - EDGES WILL BE TRACED

FASTER RESET SEQUENCE  
PREPARE TO OPERATE MODE  
SYNC BIT COUNTER 1 MODE  
SYNC BIT COUNTER 2 MODE

S(4)'0' S(2)'0' S(1)'1' IDLE SUB-MODE OF MANUAL HALT  
PREPARE TO COMPUTE SUB-MODE OF MANUAL HALT

COMPUTE MODE

TRANSFER INSTRUCTIONS - (TIA)

. H(24-1) = 000 000 100 000 000 000 300 000  
CLEAR & ADD INSTRUCTION - (CLA)  
A(24-1) = 000 000 100 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE G10 CF +1  
A(24-1) = 000 000 010 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE G10 CF +1  
A(24-1) = 000 000 000 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE G11 CF -1  
A(24-1) = 111 111 110 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE 610 OF +1  
A(24-1) = 000 000 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE 611 OF -1  
A(24-1) = 111 111 110 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE 610 OF +1  
A(24-1) = 000 000 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE 611 OF -1  
A(24-1) = 111 111 110 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE 610 OF +1  
A(24-1) = 000 000 000 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE 611 OF -1  
A(24-1) = 111 111 110 000 000 000 000

BINARY OUTPUT "A" INSTRUCTION - (GCA)  
BINARY OUTPUT ON LINE 610 OF +1  
A(24-1) = 000 000 000 000 000 000 000


HALT AND PENDED INSTRUCTION - (GP2)  
PENDING HALT CODE

POWER HAS BEEN TURNED OFF  
TO USE ANOTHER PERSONAL TYPE "STOP"; TO CTC TYPE "HALT" - HALT


\*\* END OF PROGRAM                    EXECUTION TIME:        .659 SEC  
20.14.11 STOP

Example Program Number 6. This example is a program which uses the voltage output instructions ( $VOL$ ,  $VOS$ ,  $VCC$ ) and shows the voltage output capability of the simulation program. To interpret the voltage output listing, the reader should refer to Fig. 14 in Appendix C.

The flowchart for this example is as follows:



GE/EE/72-7



IF OUTPUT IS TO BE DISPOSED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE  
TYPE "N" - N

```
*****  
**  
**          DITC COMPUTER  
**          SIMULATION PROGRAM  
**  
**      DATE= 02/07/72           TIME= 20.40.04  
**  
*****
```

\*\* PRINTOUT OF INPUT PROGRAM \*\*  
(ENTER PROGRAM)

S VOLTAGE OUTPUT PROGRAM

PR(00) MR(00) FS(00) ED(00) FILL  
40017200 EN 44020201 EN 40035000 EN 64020202 EN 50000002 EN  
CL 20! LCC CL EN CL 200000 EN EXEC(0020) X(RUN) MR(00)  
PR(OFF)

\*\* RESULTS OF SIMULATION \*\*

NO. OF EXECUTIONS SPECIFIED = 20

PHASE REGISTER - P(3-1)= 001

VI(8-1)= 00000000 WITH A VOLTAGE OUTPUT OF 0.00 VOLTS

VOLTAGE OUTPUT IS ON LINE V01!

VI(8-1)= 00000001 WITH A VOLTAGE OUTPUT OF .16 VOLTS

VOLTAGE OUTPUT IS ON LINE V01!

VI(8-1)= 00000010 WITH A VOLTAGE OUTPUT OF .31 VOLTS

VOLTAGE OUTPUT IS ON LINE V01!

VI(8-1)= 00000011 WITH A VOLTAGE OUTPUT OF .47 VOLTS

VOLTAGE OUTPUT IS ON LINE V01!

VI(8-1)= 00000100 WITH A VOLTAGE OUTPUT OF .63 VOLTS

VOLTAGE OUTPUT IS ON LINE V01!

VI(8-1)= 00000101 WITH A VOLTAGE OUTPUT OF .78 VOLTS

VOLTAGE OUTPUT IS ON LINE V01!

VI(8-1)= 00000110 WITH A VOLTAGE OUTPUT OF .94 VOLTS

VOLTAGE OUTPUT IS ON LINE V01!

VI(8-1)= 00000111 WITH A VOLTAGE OUTPUT OF 1.09 VOLTS

VOLTAGE OUTPUT IS ON LINE V01!


NO. OF EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROGRAM TERMINATED  
TO RUN ANOTHER PROGRAM TYPE "RUN"; TO STOP TYPE "HALT" - HALT

\*\* END OF PROGRAM  
20.45.04.STOP

EXECUTION TIME= .771 SEC

Example Program Number 7. This program is an example of a program which uses all the shift instructions of the D17S computer instruction set. Mode tracing and register display are used in the compute mode only.

The flowchart for example program no. 7 is as follows:



IF OUTPUT IS TO BE DISPOSED TO PRINTER, TYPE "P" AND "YOUR NAME"; OTHERWISE TYPE "N" - S

```
*****  
**  
**          DITS COMPUTER  
**          SIMULATION PROGRAM  
**  
**      DATE: 01/24/72           TIME: 19.36.25  
**  
*****
```

\*\* PRINTOUT OF INPUT PROGRAM \*\*  
(CREATE PROGRAM)

S SHIFT PROGRAM

```
PB(00) R2(00) R3(00) R4(00) FILE  
44016291 E5 00022205 E5 00033204 E5 00042203 E5 00053203 E5  
00062203 E5 00072203 E5 00103403 E5 00115503 E5 40072203 E5  
CL 201 LDC 00700037 E5 SIGNAL REGISTER(A,S) T(205) R2(00)  
PE(OFF)
```

\*\* RESULTS OF SIMULATION \*\*

SIGNAL CS - MODES WILL BE TRACED

FASTER RESET SEQUENCE  
PREPARE TO OPERATE MODE  
SYNCH BIT COUNTER 1 MODE  
SYNCH BIT COUNTER 2 MODE

S(0) '0(2)3(1)' IDLE SIS-MODE OF FAULTY HALT  
PREPARE TO COMPUTE SIS-MODE OF FAULTY HALT

COMPUTE MODE

TRANSFER INSTRUCTIONS - (TEN)

A(24-1) = 000 000 111 110 000 000 011 111  
CLEAR 2 ADD 1 INSTRUCTION - (CLA)  
A(24-1) = 000 000 111 110 000 000 011 111

ACCUMULATOR LEFT SHIFT INSTRUCTION - (ALS)  
A(24-1) = 011 111 000 000 001 111 100 000

ACCUMULATOR RIGHT SHIFT INSTRUCTION - (ARS)  
A(24-1) = 000 001 111 100 000 000 111 110

SPLIT ACCUMULATOR LEFT SHIFT INSTRUCTION - (SAL)  
A(24-1) = 001 111 100 001 100 111 110 000

SPLIT ACCUMULATOR RIGHT SHIFT INSTRUCTION - (SAR)  
A(24-1) = 000 001 111 101 100 000 111 110

SPLIT LEFT WORD LEFT SHIFT INSTRUCTION - (SL1)  
A(24-1) = 001 111 100 007 700 000 111 110

SPLIT RIGHT WORD LEFT SHIFT INSTRUCTION - (SL2)  
A(24-1) = 001 111 100 007 700 111 110 000

SPLIT LEFT WORD RIGHT SHIFT INSTRUCTION - (SL3)  
A(24-1) = 010 001 111 107 700 111 110 000

SPLIT RIGHT WORD RIGHT SHIFT INSTRUCTION - (SL4)  
A(24-1) = 003 001 111 107 700 000 111 110

HALT AND PRECEDE INSTRUCTION - (HP2)  
PRECEDE HALT CODE

POWER HAS BEEN PLUGGED OFF  
TO STOP AUTOMATIC RELEASE TYPE "000"; TO STOP PRECEDE - HALT

\*\* END OF PROGRAM  
19.41.59.572

EXECUTION TIME: .317 SEC

## VI. Conclusion

A software simulation program of the Minuteman D17B Computer was written to simulate the functions of the D17B computer. The objectives of this simulation were to have the simulation program simulate the actual computer as closely as possible. This objective was met because the majority of the D17B functions have been included in the simulation program. The loading and interaction functions of the noncompute mode have been used. In the compute mode, the searching, reading and writing memory, and instruction execution are all part of the simulation program. Wherever possible, the same algorithm implemented on the D17B was used in the simulation program. This approach resulted in some inefficiencies in the simulation program, but a by-product of using the same algorithm is that the simulation program can be used as a teaching aid for learning the operation of the D17B computer. Also error detection was built into the simulation program and has been very helpful in creating program tapes for the D17B computer.

Recommendations for Future Study. There are some D17B computer functions which have not been incorporated in the simulation program. Two of these functions are associated with real time control processing and include the capabilities for incremental inputs and fine count-down operations.

The D17B computer is capable of detecting and

incrementally adding bits of information to the words of the V-loop and R-loop without program control. Also when the EFC (enter fine countdown) instruction is executed, the computer goes into the fine countdown mode. In the fine countdown mode, the V-loop and U-loop are linked together forming a digital integrator which operates without program control.

The incremental input and fine countdown mode functions listed above would be important if the simulation were to be used for real time control. Since this was not the original purpose of the simulation program, these functions are not included. However, the fine countdown instructions (HFC-halt fine countdown and EFC) and the instructions which store and unload information from the V-loop and R-loop are a part of the simulation program. Also, a subroutine for storing incremental data supplied by the user into the V-loop and R-loop is a part of the simulation program. The incremental input and fine countdown mode capabilities described above are improvements that could be added by a thesis student who is researching the area of real time control applications for the D17B computer.

Another recommendation for future study would be the creation of an assembler for the D17B computer. The assembler could be written for operation on the CDC 6600 computer. The assembler would accept as input a program written in D17B mnemonic coding and output on punched tape a machine

GE/EE/72-7

language version of the program. This machine language program on the punched tape could then be supplied as data to both the D17B computer and the simulation program.

Bibliography

1. Beck, C. H. D172 Computer Programming Manual. Report NOUG-4-71. New Orleans, Louisiana: Tulane University Systems Laboratory, Department of Electrical Engineering, September 1971.
2. Chu, Y. Introduction to Computer Organization. Englewood Cliffs, New Jersey: Prentice-Hall, Inc., 1970.
3. Control Data Corporation. Intercon 2 Reference Manual. Publication No. 60306000. Sunnyvale, California: CDC, 1970.
4. Hansen D. D. and Watkins H. R. A Rigorous Logical Study With Use of the D17 Digital Computer. ACC-311702-33. Computers and Data Systems Logistics, Customer Training, 30 April 1962.
5. -----. Minuteman D17 Computer Training Data. Autonetics, a division of North American Rockwell, 8 June 1970.
6. -----. Preliminary Maintenance Manual of the Minuteman D17 Computer and Associated Test Equipment. Project Office Memorandum No. 71. Autonetics, a division of North American Aviation, Inc., January 1960.
7. Shroyer, L. C. D17 Computer Manual. Field Engineering (H2 Logistics), 1 July 1960.
8. T. C. 1102-10-5-3-5. General Purpose Digital Computer (Model D173). Technical manual, Overhaul, Autonetics, 1 December 1963, changed 12 October 1964.

VITA

Bruce Chatterton was born on 31 March 1940 in Franklin, Idaho. He graduated from high school in Preston, Idaho in 1958 and attended Utah State University for five quarters. He enlisted in the USAF in December 1962 and received 36 weeks of training in electronics and communication equipment repair at Sheppard AFB, Texas. While stationed at McClellan AFB, California, he attended American River Junior College to become eligible for education under the Airman Education and Commission Program (AECP). He was accepted for AECP training in June 1965 and attended Oklahoma State University where he received the degree of Bachelor of Science in Electrical Engineering in July 1967. He then attended Officer Training School at Lackland AFB, Texas and received a commission in the USAF in November 1967. He served as a project officer for the Air Force Satellite Control Facility in Los Angeles, California. He attended the Air Force Institute of Technology where he received the degree of Master of Science in Electrical Engineering in March 1972.

Permanent Address: P.O. Box 177  
Franklin, Idaho 83237

This thesis was typed by Bruce Chatterton

**GE/EE/72-7**

**Appendix A**

**Printout of Simulation Program**

```

      *PROCESS 10517(PMP1,OUTPUT,T25=7=T25,TAPE5=CPUALT,TAPE6)
C      S17   2
C      S14   3
C      * S17   4
C      * S14   5
C      * S17   6
C      * S14   7
C      * S17   8
C      * S14   9
C      * S17   10
C      * S14   11
C      * S17   12
C      * S14   13
C      * S17   14
C      * S14   15
C      * S17   16
C      * S14   17
C      * S17   18
C      * S14   19
C      * S17   20
C      * S14   21
C      * S17   22
C      * S14   23
C      * S17   24
C      * S14   25
C      * S17   26
C      * S14   27
C      * S17   28
C      * S14   29
C      * S17   30
C      * S14   31
C      * S17   32
C      * S14   33
C      * S17   34
C      * S14   35
C      * S17   36
C      * S14   37
C      * S17   38
C      * S14   39
C      * S17   40
C      * S14   41
C      * S17   42
C      * S14   43
C      * S17   44
C      * S14   45
C      * S17   46
C      * S14   47
C      * S17(1,2) 48
C      * S17(1,2) 49
C      * S17(1,2) 50
C      * S17(1,2) 51
C      * S17(1,2) 52
C      * S17(1,2) 53
C      * S17(1,2) 54
C      * S17(1,2) 55
C      * S17(1,2) 56
C      * S17(1,2) 57
C      * S17(1,2) 58
C      * S17(1,2) 59
C      * S17(1,2) 60
C      * S17(1,2) 61
C      * S17(1,2) 62
C      * S17(1,2) 63
C      * S17(1,2) 64
C      * S17(1,2) 65
C      * S17(1,2) 66
C      * S17(1,2) 67
C      * S17(1,2) 68
C      * S17(1,2) 69
C      * S17(1,2) 70
C      * S17(1,2) 71
C      * S17(1,2) 72
C      * S17(1,2) 73
C      * S17(1,2) 74
C      * S17(1,2) 75
C      * S17(1,2) 76
C      * S17(1,2) 77
C      * S17(1,2) 78
C      * S17(1,2) 79
C      * S17(1,2) 80
C      * S17(1,2) 81
C      * S17(1,2) 82
C      * S17(1,2) 83
C      * S17(1,2) 84

```

IF(100>200).00.200) GO TO 45	SIP	35
IF(100>225) GO TO 45	SIP	36
IF(100>250) GO TO 45	SIP	37
IF(100>275) GO TO 45	SIP	38
IF(100>300).00.300) GO TO 1.0	SIP	39
IF(100>325) GO TO 45	SIP	40
IF(100>350).00.350) GO TO 45	SIP	41
IF(100>375).00.375) GO TO 45	SIP	42
GO TO 55	SIP	43
IF(100>400).00.400) GO TO 1.0	SIP	44
IF(100>425) GO TO 45	SIP	45
IF(100>450).00.450) GO TO 45	SIP	46
IF(100>475) GO TO 45	SIP	47
IF(100>500).00.500) GO TO 45	SIP	48
IF(100>525) GO TO 45	SIP	49
IF(100>550).00.550) GO TO 45	SIP	50
IF(100>575) GO TO 45	SIP	51
IF(100>600).00.600) GO TO 45	SIP	52
IF(100>625) GO TO 45	SIP	53
IF(100>650).00.650) GO TO 45	SIP	54
IF(100>675) GO TO 45	SIP	55
IF(100>700).00.700) GO TO 45	SIP	56
IF(100>725) GO TO 45	SIP	57
IF(100>750).00.750) GO TO 45	SIP	58
IF(100>775) GO TO 45	SIP	59
IF(100>800).00.800) GO TO 45	SIP	60
IF(100>825) GO TO 45	SIP	61
IF(100>850).00.850) GO TO 45	SIP	62
IF(100>875) GO TO 45	SIP	63
IF(100>900).00.900) GO TO 45	SIP	64
IF(100>925) GO TO 45	SIP	65
IF(100>950) GO TO 45	SIP	66
IF(100>975) GO TO 45	SIP	67
IF(100>1000).00.1000) GO TO 45	SIP	68
IF(100>1025) GO TO 45	SIP	69
IF(100>1050) GO TO 45	SIP	70
IF(100>1075) GO TO 45	SIP	71
IF(100>1100) GO TO 45	SIP	72
CONTINUE	SIP	73
55 GO TO 11=CCOL,72	SIP	74
IF(100>200).00.100) GO TO 45	SIP	75
IF(100>225) GO TO 45	SIP	76
IF(100>250).00.250) GO TO 45	SIP	77
IF(100>275) GO TO 45	SIP	78
IF(100>300).00.300) GO TO 45	SIP	79
IF(100>325) GO TO 45	SIP	80
IF(100>350).00.350) GO TO 45	SIP	81
IF(100>375) GO TO 45	SIP	82
IF(100>400).00.400) GO TO 45	SIP	83
IF(100>425) GO TO 45	SIP	84
IF(100>450).00.450) GO TO 45	SIP	85
IF(100>475) GO TO 45	SIP	86
IF(100>500).00.500) GO TO 45	SIP	87
IF(100>525) GO TO 45	SIP	88
IF(100>550).00.550) GO TO 45	SIP	89
IF(100>575) GO TO 45	SIP	90
IF(100>600).00.600) GO TO 45	SIP	91
IF(100>625) GO TO 45	SIP	92
IF(100>650).00.650) GO TO 45	SIP	93
IF(100>675) GO TO 45	SIP	94
IF(100>700).00.700) GO TO 45	SIP	95
IF(100>725) GO TO 45	SIP	96
IF(100>750).00.750) GO TO 45	SIP	97
IF(100>775) GO TO 45	SIP	98
IF(100>800).00.800) GO TO 45	SIP	99
IF(100>825) GO TO 45	SIP	100
IF(100>850).00.850) GO TO 45	SIP	101
IF(100>875) GO TO 45	SIP	102
IF(100>900).00.900) GO TO 45	SIP	103
IF(100>925) GO TO 45	SIP	104
IF(100>950) GO TO 45	SIP	105
IF(100>975) GO TO 45	SIP	106
IF(100>1000).00.1000) GO TO 45	SIP	107
IF(100>1025) GO TO 45	SIP	108
IF(100>1050) GO TO 45	SIP	109
IF(100>1075) GO TO 45	SIP	110
IF(100>1100) GO TO 45	SIP	111
CONTINUE	SIP	112
55 GO TO 61=CCOL,72	SIP	113
IF(100>200).00.200) GO TO 45	SIP	114
IF(100>225) GO TO 45	SIP	115
IF(100>250).00.250) GO TO 45	SIP	116
IF(100>275) GO TO 45	SIP	117
IF(100>300).00.300) GO TO 45	SIP	118
IF(100>325) GO TO 45	SIP	119
IF(100>350) GO TO 45	SIP	120
IF(100>375).00.375) GO TO 45	SIP	121
IF(100>400).00.400) GO TO 45	SIP	122
IF(100>425) GO TO 45	SIP	123
IF(100>450).00.450) GO TO 45	SIP	124
IF(100>475) GO TO 45	SIP	125
IF(100>500).00.500) GO TO 45	SIP	126
IF(100>525) GO TO 45	SIP	127
IF(100>550).00.550) GO TO 45	SIP	128
IF(100>575) GO TO 45	SIP	129
IF(100>600).00.600) GO TO 45	SIP	130
IF(100>625) GO TO 45	SIP	131
IF(100>650).00.650) GO TO 45	SIP	132
IF(100>675) GO TO 45	SIP	133
IF(100>700).00.700) GO TO 45	SIP	134
IF(100>725) GO TO 45	SIP	135
IF(100>750).00.750) GO TO 45	SIP	136
IF(100>775) GO TO 45	SIP	137
IF(100>800).00.800) GO TO 45	SIP	138
IF(100>825) GO TO 45	SIP	139
IF(100>850).00.850) GO TO 45	SIP	140
IF(100>875) GO TO 45	SIP	141
IF(100>900).00.900) GO TO 45	SIP	142
IF(100>925) GO TO 45	SIP	143
IF(100>950) GO TO 45	SIP	144
IF(100>975) GO TO 45	SIP	145
IF(100>1000).00.1000) GO TO 45	SIP	146
IF(100>1025) GO TO 45	SIP	147
IF(100>1050).00.1050) GO TO 45	SIP	148
IF(100>1075) GO TO 45	SIP	149
IF(100>1100).00.1100) GO TO 45	SIP	150
IF(100>1125).00.1125) GO TO 45	SIP	151
IF(100>1150).00.1150) GO TO 45	SIP	152
IF(100>1175).00.1175) GO TO 45	SIP	153
IF(100>1200).00.1200) GO TO 45	SIP	154
IF(100>1225) GO TO 45	SIP	155
IF(100>1250) GO TO 45	SIP	156
IF(100>1275) GO TO 45	SIP	157
IF(100>1300) GO TO 45	SIP	158
CONTINUE	SIP	159
155 IF(100>200).00.200) GO TO 155	SIP	160
155 IF(100>225) GO TO 155	SIP	161
155 IF(100>250) GO TO 155	SIP	162
155 IF(100>275).00.275) GO TO 155	SIP	163
155 IF(100>300).00.300) GO TO 155	SIP	164
155 IF(100>325).00.325) GO TO 155	SIP	165
155 IF(100>350).00.350) GO TO 155	SIP	166

GE/EE/72-7

C		50 TO 135				
C	COMMENT	"TRANSLATION OF LOAD DATA				
	135	I <sup>1</sup> ( <sup>1</sup> )=1,7,10,13 50 TO 135	SIP	167		
	DC	143 I <sup>2</sup> =1,5	SIP	168		
	144	I <sup>3</sup> ( <sup>1</sup> )=1	SIP	169		
		I <sup>4</sup> ( <sup>1</sup> )=1	SIP	170		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35C11) IT(5)=1	SIP	171		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,28(15)) IT(5)=1	SIP	172		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,37(13),130,35C(NCL).50,35(13)) IT(5)=1	SIP	173		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,37(13),C2,35C29(NCL).50,35(14)) IT(5)=1	SIP	174		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,38(15)) IT(5)=1	SIP	175		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,39(15),C2,35C29(NCL).50,35(21)) IT(5)=1	SIP	176		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,39(15),C2,35C29(NCL).50,35(21)) IT(5)=1	SIP	177		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,42(14),C2,35C29(NCL).50,35(21)) IT(5)=1	SIP	178		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,42(14),C2,35C29(NCL).50,35(21)) IT(5)=1	SIP	179		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,42(14),C2,35C29(NCL).50,35(21)) IT(5)=1	SIP	180		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,42(14),C2,35C29(NCL).50,35(21)) IT(5)=1	SIP	181		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,42(14),C2,35C29(NCL).50,35(21)) IT(5)=1	SIP	182		
		50,50=1,7,10,13	SIP	183		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35(21)) 50 TO 135	SIP	184		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35(21)) 50 TO 135	SIP	185		
		50 TO 135	SIP	186		
	152	IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35(21))	SIP	187		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35(21))	SIP	188		
		50 TO 135	SIP	189		
C	COMMENT	"TRANSLATION OF SIGNIFICANT DATA				
	135	I <sup>2</sup> =200L	SIP	190		
	DC	163 I <sup>2</sup> =1,6	SIP	191		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35(21)) 50 TO 135	SIP	192		
		IT(5)=1	SIP	193		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),IT(5)=1)	SIP	194		
		IT(5)=1	SIP	195		
		IT(5)=1	SIP	196		
	152	CC=100E	SIP	197		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35(21)) 50 TO 135	SIP	198		
		50,50=200L,5	SIP	199		
		50 TO 135	SIP	200		
	145	50,172 I <sup>2</sup> =NCL,72	SIP	201		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35(21)) 50 TO 135	SIP	202		
		50,172 I <sup>2</sup> =NCL,72	SIP	203		
	172	CC=100E	SIP	204		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(12),C2,35C29(NCL).50,35(21)) 50 TO 135	SIP	205		
		50,172 I <sup>2</sup> =NCL,72	SIP	206		
		50 TO 135	SIP	207		
C	COMMENT	"TRANSLATION OF TIMING SIGNALS				
	143	50,50=200L,1	SIP	208		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 135	SIP	209		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 135	SIP	210		
		50 TO 135	SIP	211		
	135	I <sup>2</sup> =200L	SIP	212		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 135	SIP	213		
		50,50=200L,1	SIP	214		
		50 TO 135	SIP	215		
	143	50,7,21 I <sup>2</sup> =NCL,72	SIP	216		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 135	SIP	217		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 135	SIP	218		
		50,7,21 I <sup>2</sup> =NCL,72	SIP	219		
		50 TO 135	SIP	220		
	152	IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 I <sup>2</sup> =NCL,72	SIP	221		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 I <sup>2</sup> =NCL,72	SIP	222		
		50 TO 135	SIP	223		
C	COMMENT	"TRANSLATION OF COMPUTE MODE SWITCHES				
	135	IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(23) 50 TO 212	SIP	224		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(23) 50 TO 212	SIP	225		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(23) 50 TO 212	SIP	226		
		50,172 I <sup>2</sup> =NCL,72	SIP	227		
		50 TO 165	SIP	228		
	212	CC=100E	SIP	229		
		50 TO 212	SIP	230		
	215	CC=ALT	SIP	231		
		50 TO 215	SIP	232		
	217	CC=POS	SIP	233		
		50 TO 217	SIP	234		
	219	CC=COL	SIP	235		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 219	SIP	236		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 219	SIP	237		
		50 TO 219	SIP	238		
	223	IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 223	SIP	239		
		50 TO 223	SIP	240		
	225	50 TO 225	SIP	241		
	227	IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 227	SIP	242		
		IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 227	SIP	243		
		50 TO 227	SIP	244		
	229	IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,7,21 50 TO 229	SIP	245		
		50 TO 229	SIP	246		
C	COMMENT	"TRANSLATION ROUTINE"				
	135	IF(I <sup>1</sup> ( <sup>1</sup> ))>2(200L).50,12(23)	SIP	247		
		50 TO 223	SIP	248		

REproduced from  
original available copy.

GE/EE/72-7

IF(F16L,57,721)	SC TO 43	SIP	269
IF(F16L,57,721),SC,125,225	SC TO 45	SIP	259
SC TO 225		SIP	251
C		SIP	252
COMMENT	"TRANSLATION OF DIRECT/CONSTANT SPECIFICATION"	SIP	253
273 312557=1	SC TO 225	SIP	254
225 312557=1	SC TO 225	SIP	255
225 312557=6	SC TO 225	SIP	256
C		SIP	257
COMMENT	"TRANSLATION OF SIGNAL COMMAND"	SIP	258
245 IF(F16L,57,721)	SC TO 245	SIP	259
245 IF(F16L,57,721),SC,125	SC TO 245	SIP	260
245 IF(F16L,57,721)	SC TO 245	SIP	261
245 IF(F16L,57,721)	SC TO 245	SIP	262
245 IF(F16L,57,721),SC,125	SC TO 245	SIP	263
245 IF(F16L,57,721)	SC TO 245	SIP	264
245 IF(F16L,57,721)	SC TO 245	SIP	265
C		SIP	266
COMMENT	"TRANSLATION OF STATE CODE SPECIFICATION"	SIP	267
256 312557=1	SC TO 256	SIP	268
256 312557=2	SC TO 256	SIP	269
256 312557=3	SC TO 256	SIP	270
256 312557=4	SC TO 256	SIP	271
256 312557=9	SC TO 256	SIP	272
C		SIP	273
COMMENT	"TRANSLATION OF REGISTER DISPLAY COMMANDS"	SIP	274
255 CALL REG1	SC TO 45	SIP	275
C		SIP	276
COMMENT	"TRANSLATION OF REPORT DISPLAY COMMANDS"	SIP	277
255 CALL REPORT	SC TO 45	SIP	278
C		SIP	279
COMMENT	"TRANSLATION OF INCREMENT & DISCRETE INPUTS"	SIP	280
272 CALL P15 X	SC TO 45	SIP	281
272 CALL P15 Y	SC TO 45	SIP	282
272 CALL P15 Z	SC TO 45	SIP	283
272 CALL INC R	SC TO 45	SIP	284
272 CALL INC G	SC TO 45	SIP	285
272 CALL INC B	SC TO 45	SIP	286
C		SIP	287
COMMENT	"TRANSLATION OF DISCRETE SPECIAL FLIPFLOP"	SIP	288
273 D=1	SC TO 225	SIP	289
C		SIP	290
COMMENT	"TRANSLATION OF EVENTUE SPECIFICATION"	SIP	291
235 SC,125,225		SIP	292
235 SC,125,225,1		SIP	293
IF(F16L,57,721)	SC TO 43	SIP	294
IF(F16L,57,721),SC,125,225	SC TO 45	SIP	295
SC TO 312		SIP	296
235 SC,215,125,1,4		SIP	297
235 SC,215,125,1,5		SIP	298
IF(F16L,57,721),SC,125,215	SC TO 215	SIP	299
235 SC,215,125,2		SIP	300
235 SC,215,125,3		SIP	301
235 SC,215,125,4		SIP	302
235 SC,215,125,5		SIP	303
235 SC,215,125,6		SIP	304
235 SC,215,125,7		SIP	305
235 SC,215,125,8		SIP	306
235 SC,215,125,9		SIP	307
235 SC,215,125,10		SIP	308
235 SC,215,125,11		SIP	309
235 SC,215,125,12		SIP	310
235 SC,215,125,13		SIP	311
235 SC,215,125,14		SIP	312
235 SC,215,125,15		SIP	313
235 SC,215,125,16		SIP	314
C		SIP	315
COMMENT	"TRANSLATION OF PC & PC FLIPFLOP SETTINGS"	SIP	316
235 IF(F16L,57,721),SC,125,225	SC TO 225	SIP	317
235	SC TO 225	SIP	318
235 312557	SC TO 225	SIP	319
235 312557	SC TO 225	SIP	320
235 IF(F16L,57,721),SC,125,225	SC TO 225	SIP	321
235 312557	SC TO 225	SIP	322
235 312557	SC TO 225	SIP	323
235 312557	SC TO 225	SIP	324
235 312557	SC TO 225	SIP	325
C		SIP	326
COMMENT	"TRANSLATION OF FILM SWITCH"	SIP	327
242 SC,125,225,1		SIP	328
IF(F16L,57,721)	SC TO 245	SIP	329
IF(F16L,57,721),SC,125,245	SC TO 245	SIP	330
		SIP	331

GO TO 369	S14	332
365 FS=0X	S14	333
IF(FSS15.EC.1) GO TO 560	S14	334
IF(FSS15.EC.2) GO TO 478	S14	335
GO TO 45	S14	336
C	S14	337
COMMENT -- TRANSLATION OF HOLD-SHOT/ACE WRITE SWITCH	S14	338
358 IF(MOD20=(ECL+4).EC.TPES(4)) GO TC 255	S14	339
IF(MOD20=(ECL+4).EC.XTPES(8)) GO TC 269	S1P	340
WRITE(5,2125)	S14	341
GO TO 165	S14	342
355 EM=ON	S14	343
GO TO 225	S14	344
363 EM=OFF	S14	345
GO TO 225	S1P	346
C	S14	347
COMMENT -- TRANSLATION OF DISCRETE SWITCH	S14	348
355 IF(MOD20=(ECL+4).EC.TPES(4)) GO TC 273	S14	349
IF(MOD20=(ECL+4).EC.XTPES(8)) GO TC 275	S1P	350
WRITE(5,2125)	S14	351
GO TO 165	S14	352
372 EM=ON	S14	353
GO TO 225	S1P	354
375 EM=OFF	S1P	355
GO TO 225	S1P	356
C	S14	357
COMMENT -- TRANSLATION OF MECHANICAL INPUT SWITCH	S14	358
732 TPC1=2201+8	S14	359
IF(TPC1,ST,721) GO TO 395	S1P	360
IF(TPC1,ST,721,EC,1,EC,1) GO TC 385	S14	361
GO TO 352	S14	362
735 TPC1=8	S14	363
IF(TPC1,ST,59,1) GO TO 560	S14	364
GO TO 45	S14	365
C	S14	366
COMMENT -- TRANSLATION OF CL/CFF SEQUENCE	S1P	367
377 IF(MOD20=(ECL+4).EC.TPES(4)) GO TC 407	S14	368
IF(MOD20=(ECL+4).EC.XTPES(8)) GO TC 285	S14	369
WRITE(5,2125)	S14	370
GO TO 165	S14	371
385 EM=OFF	S14	372
IF(MOD20,(EC,2125)=3175(5,2125))	S14	373
3175(5,2125)	S1P	374
GO TO 15	S1P	375
412 EM=ON	S14	376
IF(MOD20,(EC,2125)=3175(5,2125))	S14	377
3175(5,2125)	S1P	378
GO TO 225	S1P	379
C	S14	380
-15 3175(5,2125)	S14	381
3175(5,2125)	S1P	382
GO TO 15	S1P	383
412 3175(5,2125)	S14	384
3175(5,2125)	S1P	385
GO TO 15	S1P	386
412 3175(5,2125)	S14	387
3175(5,2125)	S1P	388
GO TO 15	S1P	389
412 3175(5,2125)	S14	390
3175(5,2125)	S1P	391
GO TO 15	S1P	392
412 3175(5,2125)	S14	393
3175(5,2125)	S1P	394
GO TO 1	S1P	395
475 TPC1=52000+(MOD20*5)	S14	396
WRITE(5,2125) VOLAGE	S1P	397
WRITE(5,2125) VOLAGE	S14	398
STOP	S14	399
C	S1P	400
C	S14	401
C	S1P	402
•	S14	403
•	S1P	404
•	S14	405
•	S1P	406
COMMENT -- REGISTER RESET SEQUENCE	S14	407
512 IF(TP,ST,0FF) GO TC 412	S14	408
512 STCL=2201	S14	409
IF(TP,ST,721) GO TO 513	S14	410
IF(TP,ST,721,EC,1,EC,1) GO TC 513	S1P	411
GO TO 515	S14	412
513 TPC1=8	S14	413
IF(TP,ST,59,1) 41315(5,2225)	S14	414
C	S1P	415

GE/EE/72-7

C 2021  
C  
C014-047: \*\*002258102 TC 00170413 -0025  
IF(S1=01L,00,1) R=17E(6,325)  
P(1)=P(2)=P(1)=  
PC=2  
I(5)=I(4)=I(3)=I(2)=I(1)=  
S\*(2)=3  
S\*(3)=1  
D=1  
E=8  
C 0(2)=1  
C 0(4)=2  
C 0(2)=2  
TS=OFF  
C J=1  
C  
C014-048: \*\*SYNC IT COUNTED 1  
IF(S1=01L,00,1) R=17E(6,325)  
C 0(1)=1  
C  
C014-049: \*\*SYNC IT COUNTED 2  
IF(S1=01L,00,1) R=17E(6,325)  
D=2  
S15 I(1)=1,24  
S15 I(1)=1,20  
I(2)=1,24=225  
IF(2=01L,00,1) GO TO 529  
REGIST=R05G(3)  
CALL REG2  
D(1)=2  
PC=3  
C  
C014-050: \*\*01(4)\*01(3)\*01(2)\* ISLE SUP-MODE OF MANUAL MALT  
S25 IF(S1=01L,00,1) R=17E(6,325)  
IF(S2=01L,00,1,225,E,NE,HALT) GO TO 535  
C 0(1)=1  
GO TO 525  
S25 IF(S1=01L,00,1) R=17E(6,325)  
IF(S2=01L,00,1,225,E,NE,HALT) GO TO 522  
C 0(1)=1  
GO TO 573  
S25 CONTINUE  
C 0(2)=2  
GO TO 533  
C  
C014-051: \*\*01(4)\*01(3)\*01(2)\* ISLE SUP-MODE OF PASCAL MALT  
S25 IF(17,00,00,00,1,225,E,NE,HALT) GO TO 552  
C 0(1)=1  
IF(S1=01L,00,1) R=17E(6,325)  
IF(S2=01L,00,1) GO TO 545  
IF(S2=01L,00,00,1,225,E,NE,HALT) GO TO 555  
C 0(2)=2  
I\*SIG=FSSIG=1  
GO TO 561  
S25 CONTINUE  
C PC=1  
GO TO 525  
S25 FSSIG=2  
I\*SIG=2  
C 0(1)=2  
GO TO 573  
C  
C014-052: \*\*002258102 TC 1013 SL2-MODE OF PASCAL MALT  
S25 IF(S1=01L,00,1) R=17E(6,325)  
IF(17,00,00,1,225,E,NE,HALT) GO TO 665  
C 0(1)=2  
GO TO 525  
S25 IF(S1=01L,00,1) R=17E(6,325)  
C 0(2)=2  
CONTINUE  
GO TO 65  
C  
C014-053: \*\*01(4)\*01(3)\*01(2)\* ISLE SUP-MODE OF PASCAL MALT  
S25 IF(S1=01L,00,1) R=17E(6,325)  
S25 IF(S1=01L,00,1) R=17E(6,325)  
IF(S2=01L,00,1,225,E,NE,HALT) GO TO 555  
C 0(1)=2  
A-6

```

      IF(I1=0,0FF) GO TO 579
      IF(S164L,EC,1) WRITE(6,2545)
      FSSIG=2
      GO TO 45
  532 IF(S164L,EC,1) WRITE(6,2545)
C     YF=1
      GO TO 635
  535 CONTINUE
C     D(2)=E
C
COMMENT    **PREPARE TO COMPUTE SUB-POLE OF HANJIL MALT
      S31 IF(S164L,EC,1) WRITE(6,2555)
C     NQ=1
C     Q=2
C     K=1
      FSECT=KTS=KTSIG=KSI4C=FSEIG=I=SIE=TSIG=0
      GO TO 126
C
COMMENT    **INIT "ODE"
      S35 TSIG=1
      S7(2)=FSSIG=I=SIS=KTS=0
      FS=1#=OFF
  510 IF(S164L,EC,1) WRITE(6,3168)
  515 CF(4)=C(3)=CF(2)=C(1)=ZER0
C     C(5)=1
      IF(T,EC,3) GO TO 623
C     TC=3
      IF(S(2),EC,1) GO TO 525
C     D(4)=1
      GO TO 45
  522 CONTINUE
C     TC=1
      GO TO 635
  525 IF(I1=0,0FF)
C     TC=3
      TSIG=C
      GO TO 575
C
COMMENT    **SAMPLE MODE
      S71 IF(S164L,EC,1) WRITE(6,3170)
C     J=3
C
COMMENT    **SAMPLE COEF
      IF(S164L,EC,1) WRITE(6,3175)
C     SP(5)=0
C     T(4)=1
      DO 635 I1=1,4
      IF(I1=1,EC,1) CF(I1)=ONE
  572 CONTINUE
      SP(2)=IT(5)
      T=OFF
C     TC=3
C
COMMENT    **SATURITY CHECK
      IF(S164L,EC,1) WRITE(6,3180)
C     D(4)=1
      DO 635 I1=1,4
      IF(I1=1,EC,1) CF(I1)=0.001
      IF(I1=3,EC,1) CF(I1)=0.001
      S9(3)=0
      GO TO 645
  574 SP(3)=1
  545 CONTINUE
C     D(4)=2
C     SP(5)=1
C
COMMENT    **PROCESS CODE-MEMORAL
      IF(CF(4),EC,2520) GO TO 655
      CCOE=2*CF(2)*CF(2)+CF(1)+1
      GO TO 157,275,535,137,555,711,771,781, COOE
C
COMMENT    **PROCESS CODE-OCTAL
      S35 IF(S164L,EC,1) WRITE(6,2545)
C     D(4)=1
      DO 66 I2=1,25
  636 L(25-I2)=L(22-I2)
      DO 635 I1=1,3
  635 L(I1)=CF(I1)
      IF(REGISTER,EC,1) GO TO 725
      REGIST=SF(2)
      CALL REG2
C     D(4)=2
      GO TO 735
C
      S12 497
      S13 498
      S14 499
      S15 500
      S16 501
      S17 502
      S18 503
      S19 504
      S20 505
      S21 506
      S22 507
      S23 508
      S24 509
      S25 510
      S26 511
      S27 512
      S28 513
      S29 514
      S30 515
      S31 516
      S32 517
      S33 518
      S34 519
      S35 520
      S36 521
      S37 522
      S38 523
      S39 524
      S40 525
      S41 526
      S42 527
      S43 528
      S44 529
      S45 530
      S46 531
      S47 532
      S48 533
      S49 534
      S50 535
      S51 536
      S52 537
      S53 538
      S54 539
      S55 540
      S56 541
      S57 542
      S58 543
      S59 544
      S60 545
      S61 546
      S62 547
      S63 548
      S64 549
      S65 550
      S66 551
      S67 552
      S68 553
      S69 554
      S70 555
      S71 556
      S72 557
      S73 558
      S74 559
      S75 560
      S76 561
      S77 562
      S78 563
      S79 564
      S80 565
      S81 566
      S82 567
      S83 568
      S84 569
      S85 570
      S86 571
      S87 572
      S88 573
      S89 574
      S90 575
      S91 576
      S92 577
      S93 578
      S94 579

```

GE/EE/72-7

COMMENT /\*PROCESS CODE-MULT  
572 IF(SIGNAL.EQ.1) WRITE(14,3149)  
C  
573 GO TO 735  
C  
COMMENT /\*PROCESS CODE-LOCATION  
575 IF(SIGNAL.EQ.1) WRITE(15,3149)  
REGISTERS  
DO EEE II=1,24  
452 I(I1)=L(I1)  
IF(PRECISI.EQ.3) GO TO 735  
REGISTE=PRECIS(3)  
CELL REGS2  
IF(SIGNAL.EQ.1) WRITE(15,4641)  
GO TO 735  
C  
COMMENT /\*PROCESS CODE-FILL  
575 IF(SIGNAL.EQ.1) WRITE(15,3159)  
0(2)=5  
GO TO 735  
C  
COMMENT /\*PROCESS CODE-VERIFY  
575 IF(SIGNAL.EQ.1) WRITE(15,3165)  
2(2)=1  
GO TO 735  
C  
COMMENT /\*PROCESS CODE-SET21 TO COMPUTE  
575 IF(SIGNAL.EQ.1) WRITE(15,3116)  
C  
2(2)=1  
C  
1C9  
C  
J=1  
SIGE=2  
GO TO 575  
C  
COMMENT /\*PROCESS CODE-ENTER  
725 IF(SIGNAL.EQ.1) WRITE(15,3115)  
C  
COMMENT /\*ENTER-IDE STATE OF FILL-VERIFY  
IF(SIGNAL.EQ.1) WRITE(15,3129)  
GO TO 725 II=1,24  
725 S(I1)=L(I1)  
C  
J=5  
IF(PRECIS2.EQ.1) GO TO 736  
REGISTE=PRECIS(1)  
CELL REGS2  
726 IF(PRECIS.EQ.1) GO TO 725  
C  
J=1  
GO TO 735  
C  
COMMENT /\*ENTER-VERIFY STATE OF FILL-VERIFY  
725 IF(SIGNAL.EQ.1) WRITE(15,3125)  
STATE=S(0)+S(1)\*2+S(2)\*4+S(3)\*8+S(4)\*16+S(5)\*32+S(6)\*64+S(7)\*128  
C  
726  
GO TO 725 II=1,5  
725 S(I1)=L(I1+7)  
C  
S21  
C  
S21  
C  
COMMENT /\*ENTER-VERIFY 2 4.1. SUBSTATE OF FIL-VERIFY  
IF(SIGNAL.EQ.1) WRITE(15,3129)  
GO TO 725 II=1,5  
725 S(I1)=L(I1)  
S(0)=S(0)+S(1)\*2+S(2)\*4+S(3)\*8+S(4)\*16+S(5)\*32+S(6)\*64+S(7)\*128  
S(0)=S(0)+S(1)\*2+S(2)\*4+S(3)\*8+S(4)\*16+S(5)\*32+S(6)\*64+S(7)\*128  
IF(PRECIS.EQ.2) GO TO +55  
IF(PRECIS.EQ.1) GO TO 725  
IF(PRECIS.EQ.2) GO TO 725  
CALL L283  
IF(PRECIS.EQ.1) GO TO 725  
GO TO 725  
725 CALL U82412  
IF(PRECIS.EQ.1) GO TO 725  
725 CONTINUE  
C  
S21  
C  
S21  
C  
COMMENT /\*EXECUTE SUBSTATE OF FILL-VERIFY  
IF(SIGNAL.EQ.1) WRITE(15,3125)  
GO TO 745 II=1,23  
REGISTE=L(I1)+256  
IF(PRECIS.EQ.2) GO TO 745  
I(I1)=7229  
745 I(I1)=0782

*Reproduced from copy available from GPO*

```

    IF(REGISTER.EQ.0) GO TO 755
    REGIST=4256(2)
    CALL R2562
    750 IF(C1(1).EQ.0) GO TO 755
    IF(CMAX.EQ.22.77.CMAX.EQ.23.09.CMAX.EQ.24) GO TO 735
    CALL L235
    IF(CFLAG.EQ.0) GO TO 755
    GO TO 755
    755 DO 761 I1=1,24
    IF(A(I1).EQ.X(I1)) GO TO 760
    SP(2)=1
    GO TO 755
    757 CONTINUE
    758 IF(C1(1).EQ.0.180.WRITE(6,4341)
    C   D=0.
    C   C=3
    GO TO 745
    C
    COMMENT      **PROCESS CODE-CLEAR
    770 IF(S1(1)=21L.EQ.0) WRITE(6,2140)
    GO 775 I1=1,24
    775 L(I1)=2150
    IF(CFLAG.EQ.0) GO TO 795
    REGIST=4256(2)
    CALL R2562
    GO TO 795
    C
    COMMENT      **PROCESS CODE-DELETE
    790 IF(S1(1).EQ.0) WRITE(6,2165)
    C
    COMMENT      **PROCESS CODE-GENERAL
    795 CONTINUE
    C   D(2)=1
    C   J=1
    IF(C1(1).EQ.0) GO TO 799
    GO TO 615
    799 WRITE(6,2192)
    C   TC=8
    GO TO 575
    C
    COMMENT      **PROCESS MULT
    805 IF(S1(1).EQ.0) WRITE(6,2155)
    C   D=1
    C   E=2
    IF(C1(1).EQ.0) GO TO 845
    815 SP(2)=9
    C=(3)=1
    C(2)=1
    C(4)=2
    C   J=1
    S1(1)=45153
    IF(C1(1).EQ.0) GO TO 575
    GO TO 529
    C
    C
    ***** COMPUTE CODE SECTION *****
    *          OF THE 2173 EXECUTED SIMULATION PROGRAM
    C
    COMMENT      **COMPUTE PCRS
    820 IF(S1(1)=21L.EQ.0) WRITE(6,4239)
    IF(C1(2).EQ.2.EQ.1) GO TO 1069
    825 GO 1018 I1=1,5
    C1(1)=I1(1)
    830 C1(1)=I1(1+1)
    GO 1015 I1=1,4
    835 D(1)=I1(1+2)
    GO 1020 I1=1,2
    SP(1)=2
    IF(I1(1+1).EQ.0) SP(1)=1
    845 CONTINUE
    CCR=5*(I1-1)+4*(C1(1)+2*D(2))+D(1)+1
    IF(S1(1)=21L.EQ.0.2=555150.EQ.0) WRITE(6,4261)
    LIST1=LIST1+
    IF(LIST1.GE.LIST1) GO TO 415
    C
    COMMENT      **COMPUTE SEARCH
    850 C=215*(5)+3*C(4)+2*C(3)+2*C(2)+C(1)+1
    855 C=5*(I1)+72*(C1)+25*(C2)+5*(C3)+2*(C4)+I1(2)+I1(1)+1
    IF(CFLAG.EQ.0.C=215.C=7.07.CCODE.EC.7.07.CCODE.EC.9.94.CCODE.EC.9.
    1 C>.CODE.EC.9.91.C=215.EC.12) GO TO 825
    C
    SI*   662
    SI*   663
    SI*   664
    SI*   665
    SI*   666
    SI*   667
    SI*   668
    SI*   669
    SI*   670
    SI*   671
    SI*   672
    SI*   673
    SI*   674
    SI*   675
    SI*   676
    SI*   677
    SI*   678
    SI*   679
    SI*   680
    SI*   681
    SI*   682
    SI*   683
    SI*   684
    SI*   685
    SI*   686
    SI*   687
    SI*   688
    SI*   689
    SI*   690
    SI*   691
    SI*   692
    SI*   693
    SI*   694
    SI*   695
    SI*   696
    SI*   697
    SI*   698
    SI*   699
    SI*   700
    SI*   701
    SI*   702
    SI*   703
    SI*   704
    SI*   705
    SI*   706
    SI*   707
    SI*   708
    SI*   709
    SI*   710
    SI*   711
    SI*   712
    SI*   713
    SI*   714
    SI*   715
    SI*   716
    SI*   717
    SI*   718
    SI*   719
    SI*   720
    SI*   721
    SI*   722
    SI*   723
    SI*   724
    SI*   725
    SI*   726
    SI*   727
    SI*   728
    SI*   729
    SI*   730
    SI*   731
    SI*   732
    SI*   733
    SI*   734
    SI*   735
    SI*   736
    SI*   737
    SI*   738
    SI*   739
    SI*   740
    SI*   741
    SI*   742
    SI*   743
    SI*   744

```

COMMENT \*\*BLKFZ READ  
 OPEN=2048C  
 SECT=ISECT  
 CALL USL34D  
 IF(IFLAG,EC,1) GO TO 15

C  
 COMMENT \*\*EXECUTE  
 1525 PAGE=FSECT+11IRE  
 IF(icode,4E,1,123,209,4E,9) GO TO 1532  
 FSECT=ISECT+1  
 GO TO 1535  
 1530 IF(icode,4E,3) GO TO 1531  
 IF(4E,24),32,25R3) GO TO 1545  
 1531 FSECT=ISECT  
 GO TO 1542  
 1535 IF(IFLSE,LE,FSECT) GO TO 1543  
 FSECT=PAGE  
 1545 IF(FSECT,31,129) FSECT=+0\*(FSECT,123)  
 IF(31,23),32,25R3) GO TO 1545  
 IF(FSECT,1L,EC,1) N=1T2(E,4E43)  
 SECT=FSECT  
 CALL FLAGST0  
 IF(IFLSE,EC,3) GO TO 15

C  
 1545 GO TO (1255,1454,1123,2733,1725,164C,1723,2792,1653,1125,2115,1735  
 1,1125,1145,2133,1155) CORE

C  
 1551 GO TO (1245,129),1057,1195,1245,1235,1195,1595,1245,1195,1595,1295  
 1,1355,1423,1425,1663,1555,1235,1325,128L,1335,1310,1335,1210,1445  
 2,1441,1595,1195,1433,1435,1435,1432) RCRN

C  
 1555 SECT=16\*CP(5)+3\*CP(4)+4\*CP(3)+2\*CP(2)+CP(1)+1  
 IF(IFCPM1L,EC,1) GO TO 1592  
 N=3  
 GO TO (1543,1514,1573,1545,1564,1524,1594,1524,1533,1515,1503,1610  
 1,1585,1525,1593,1425) RCRN

C  
 COMMENT \*\*INSTRUCTION SEARCH  
 1561 IC=AK=16\*CP(5)+3\*CP(4)+4\*CP(3)+2\*CP(2)+CP(1)+1  
 IF(IT\*4S,EC,1) GO TO 1572  
 IF(I(23),59,25R3) GO TO 1585  
 GOE=\*\*IT(23)+4\*IT(15)+2\*IT(14)+IT(13)+1  
 IT=TC(FSECT-1,1E)+1  
 IF(ICCP,20,1) ISECT=FSECT  
 IF(ICCP,31,1) ISECT=FSECT+CCP-11  
 IF(ICCP,1L,1) ISECT=FSECT+1E+CCP-11  
 IF(FSECT,31,123) ISECT=+0\*(FSECT,123)  
 GO TO 1575

1565 ISECT=+0\*(15)+32\*IT(12)+18\*IT(17)+5\*IT(16)+4\*IT(15)+2\*IT(14)+IT(13)+1  
 GO TO 1575

1570 ISECT=FSECT  
 T=15=24\*3=3

C  
 COMMENT \*\*INSTRUCTION READ

1575 CH32=ICRNK  
 SECT=ISECT  
 IFEC=1  
 CALL USL34D  
 IF(IFLSE,EC,1) GO TO 15  
 IFEC=0  
 N=108 I1=1,24

1585 I1(1)=4(I1)  
 IF(IFCIST,EC,1) GO TO 1585  
 REGIST=IT(3)  
 CALL PEG2

C  
 1595 IF(IE,NE,SINGLE) GO TO 1595  
 REWALT  
 GO TO 1595

C  
 1595 24\*I7(5,6,150)  
 24\*I7(5,1  
 GO TO 1595

1605 IF(IFCIST,EC,1) GO TO 1605  
 REGIST=IT(3)  
 CALL PEG2  
 GO TO 1605

1610 IF(IFG1C12,EC,1) GO TO 1610  
 A(12)=2(I3)=78  
 REGIST=IT(3)  
 CALL PEG2  
 A(12)=2(I3)=78

Reproduced from  
 best available copy

SIN	745
SIP	746
SIN	747
SIP	748
SIP	749
SIN	750
SIP	751
SIN	752
SIP	753
SIN	754
SIP	755
SIN	756
SIP	757
SIN	758
SIP	759
SIN	760
SIP	761
SIN	762
SIP	763
SIN	764
SIP	765
SIN	766
SIP	767
SIN	768
SIP	769
SIN	770
SIP	771
SIN	772
SIP	773
SIP	774
SIN	775
SIP	776
SIP	777
SIN	778
SIP	779
SIP	780
SIN	791
SIP	792
SIN	793
SIP	794
SIP	795
SIP	796
SIP	797
SIP	798
SIP	799
SIP	800
SIP	801
SIP	802
SIP	803
SIP	804
SIP	805
SIP	806
SIP	807
SIP	808
SIP	809
SIP	810
SIP	811
SIP	812
SIP	813
SIP	814
SIP	815
SIP	816
SIP	817
SIP	818
SIP	819
SIP	820
SIP	821
SIP	822
SIP	823
SIP	824
SIP	825
SIP	826

GE/EE/72-7

C COMMENT : \*\*TRANSFER TO SIEUS (TMA)  
1125 IF(SIGAL.EC.1) WRITE(6,4591)  
WRITE=FSECT=PUASE=6  
IPOS=1  
IF(IPOS.EC.27,413,CM32,28,29,ABD,CM33,AE.79) GO TO 1123  
WRITE(6,4591)  
WRITE(6,4591)  
GO TO 15  
1123 GO TO 1125 I1=1,5  
1125 C(I1)=C(I1)  
GO TO 1261

C COMMENT : \*\*TRANSFER CM SIEUS (TMA)  
1123 IF(SIGAL.EC.1) WRITE(6,4591)  
IF(I1>24.EC.1) GO TO 1125  
WRITE=1  
GO TO 1261

C COMMENT : \*\*CLEAR S AND TO ACCUMULATE (CLB)  
1125 IF(SIGAL.EC.1) WRITE(6,4592)  
GO 1143 I1=1,24  
1145 I1=I1+1  
WRITE=1  
GO TO 1125

C COMMENT : \*\*ADD (ADD)  
1145 IF(SIGAL.EC.1) WRITE(6,4592)  
IPOS=24  
1150 I2=1  
; WRITE=1  
1155 I2=I2+1  
GO 1153 I1=I2,XW4  
C(I1)=C(I1)+C(I2)+X  
IF(I1>24.EC.1) GO TO 1153 AK=CME  
IF(I1>24.EC.24,25,26,27,I1.EC.28) AK=ZER0  
I1=I1+1  
IF(I1>24.EC.28) GO TO 1155  
I2=16  
IPOS=24  
GO TO 1155

C COMMENT : \*\*SUBTRACT (SSA)  
1145 IF(SIGAL.EC.1) WRITE(6,4594)  
IPOS=24  
1170 I2=1  
; WRITE=1  
1175 I2=I2+1  
GO 1183 I1=I2,XW4  
C(I1)=C(I1)-C(I2)+X  
IF(I1>24.EC.1) GO TO 1183 AK=CME  
IF(I1>24.EC.24,25,26,27,I1.EC.28) AK=ZER0  
I1=I1+1  
IF(I1>24.EC.28) GO TO 1175  
I2=16  
IPOS=24  
GO TO 1175

C COMMENT : \*\*SPLIT ADD (SAD)  
1195 IF(SIGAL.EC.1) WRITE(6,4595)  
IPOS=24  
GO TO 1195

C COMMENT : \*\*SPLIT SUBTRACT (SSU)  
1195 IF(SIGAL.EC.1) WRITE(6,4596)  
IPOS=24  
GO TO 1195

C COMMENT : \*\*SPLIT SUBTRACT (SSU)  
1195 IF(SIGAL.EC.1) WRITE(6,4597)  
C X=I2C=I2  
ESIIS=I2  
GO TO 795

C COMMENT : \*\*SPLIT SUBTRACT (SSU)  
1205 IF(SIGAL.EC.1) WRITE(6,4598)

```

WTIME=1          S14  919
DC 1213 II=1,24  S15  920
IF(SIGNAL.EC.11) GO TO 1225  S16  921
A(I1)=ZERO      S17  922
GO TO 1215      S18  923
1225 A(I1)=ONE  S19  924
DC 1215 II=1,24  S20  925
IF(A(I1)+2E-22) GO TO 1228  S21  926
1215 A(I1)=2E-20  S22  927
1228 A(I1)=ONE  S23  928
GO TO 1105      S24  929
C
COMMENT **4000S BASIC TIME (4IN)          S25  930
1225 IF(SIGNAL.EC.11) WRITE(6,4119)  S26  931
IF(A(I1)+2E-20) GO TO 1230  S27  932
WTIME=1          S28  933
GO TO 1105      S29  934
C
COMMENT **4000S BASIC TIME TO ACCUMULATOR (4IN)  S30  935
1230 IF(SIGNAL.EC.11) WRITE(6,4119)  S31  936
WTIME=1          S32  937
DC 1235 II=1,24  S33  938
1235 A(I1)=A(I1),L(I1)  S34  939
GO TO 1105      S35  940
C
COMMENT **RESET DETECTOR 2 (250)          S36  941
1240 IF(SIGNAL.EC.11) WRITE(6,4119)  S37  942
WTIME=1          S38  943
D9=9            S39  944
GO TO 1105      S40  945
C
COMMENT **RESET OUTPUT A (250)          S41  946
1245 IF(SIGNAL.EC.11) WRITE(6,4119)  S42  947
WTIME=1          S43  948
1250 WTIME=1          S44  949
IF(E(I1)*.50,.1) GO TO 1265  S45  950
DC 1255 II=17,24  S46  951
IF(A(I1)+2E-20.CE) GO TO 1250  S47  952
1255 A(I1)=2E-20  S48  953
1256 A(I1)=CE  S49  954
GO TO 1252      S50  955
1255 II=17          S51  956
IF(A(I1)-2E-20.7E-20) GO TO 1275  S52  957
A(I1)=2E-20  S53  958
1275 II=11+1  S54  959
IF(E(I1).EC.25) GO TO 1279  S55  960
IF(E(I1).EC.05) GO TO 1275  S56  961
A(I1)=2E-20  S57  962
GO TO 1279      S58  963
1275 A(I1)=2E-20  S59  964
1276 E(I1)=2E-20  S60  965
IF(E(I1).EC.25) E(I1)=1  S61  966
IF(G(I1).EC.-1) WRITE(6,4243) D9P  S62  967
IF(G(I1).EC.+1) WRITE(6,4552) D9P  S63  968
GO TO 1105      S64  969
C
COMMENT **RESET OUTPUT B (250)          S65  970
1280 IF(SIGNAL.EC.11) WRITE(6,4119)  S66  971
WTIME=2          S67  972
GO TO 1255      S68  973
C
COMMENT **RESET OUTPUT C (250)          S69  974
1281 IF(SIGNAL.EC.11) WRITE(6,4119)  S70  975
WTIME=2          S71  976
GO TO 1251      S72  977
C
COMMENT **DISCRETE OUTPUT (200)          S73  978
1285 IF(SIGNAL.EC.11) WRITE(6,4119)  S74  979
WTIME=1          S75  980
IF(CCCE.EC.0) CC TO 1285  S76  981
DC 1285 II=1,5  S77  982
IF(A(I1)=C(I1))  S78  983
CCD=1E-21*(1+2*1E-14)+4E-13+2E-12+2E-11  S79  984
IF(CCCE.EC.0) CC TO 1285  S80  985
IF(CCCE.EC.5.EC.0) CC TO 1285  S81  986
IF(CCCE.EC.11.EC.0) CC TO 1285  S82  987
IF(CCCE.EC.11.EC.1.EC.0) CC TO 1285  S83  988
IF(CCCE.EC.11.EC.1.EC.1.EC.0) CC TO 1285  S84  989
IF(CCCE.EC.11.EC.1.EC.1.EC.1) CC TO 1285  S85  990
GO TO 1282      S86  991
1282 CCCE=6  S87  992
WRITE(6,4143) CCCE  S88  993
S89  994
S90  995
S91  996
S92  997
S93  998
S94  999

```

GE/EE/72-7

C  
COMMENT \*\*DISCRETE INPUT 1 (V01)  
1310 IF(S14=0L,00.1) WRITE(6,4216)  
M11=1  
GO TO 1359  
1315 WRITE(6,4246)  
GO TO 1250

S1R 992  
S1R 993  
S1R 994  
S1R 995  
S1R 996  
S1R 997  
S1R 998  
S1R 999  
S1R 1000  
S1R 1001  
S1R 1002  
S1R 1003  
S1R 1004  
S1R 1005  
S1R 1006  
S1R 1007  
S1R 1008  
S1R 1009  
S1R 1010  
S1R 1011  
S1R 1012  
S1R 1013  
S1R 1014  
S1R 1015  
S1R 1016  
S1R 1017  
S1R 1018  
S1R 1019  
S1R 1020  
S1R 1021  
S1R 1022  
S1R 1023  
S1R 1024  
S1R 1025  
S1R 1026  
S1R 1027  
S1R 1028  
S1R 1029  
S1R 1030  
S1R 1031  
S1R 1032  
S1R 1033  
S1R 1034  
S1R 1035  
S1R 1036  
S1R 1037  
S1R 1038  
S1R 1039  
S1R 1040  
S1R 1041  
S1R 1042  
S1R 1043  
S1R 1044  
S1R 1045  
S1R 1046  
S1R 1047  
S1R 1048  
S1R 1049  
S1R 1050  
S1R 1051  
S1R 1052  
S1R 1053  
S1R 1054  
S1R 1055  
S1R 1056  
S1R 1057  
S1R 1058  
S1R 1059  
S1R 1060  
S1R 1061  
S1R 1062  
S1R 1063  
S1R 1064  
S1R 1065  
S1R 1066  
S1R 1067  
S1R 1068  
S1R 1069  
S1R 1070  
S1R 1071  
S1R 1072  
S1R 1073  
S1R 1074

C  
COMMENT \*\*DISCRETE INPUT 2 (V02)  
1335 IF(S14=0L,00.1) WRITE(6,4217)  
M11=1  
V1=Y1+1  
IF(Y1.GT.Y11) GO TO 1362  
GO TO 1365  
1340 WRITE(6,4246)  
V1=Y1-1  
1345 GO TO 1359 II=1,26  
1346 4131=Y11,Y11  
GO TO 1175

C  
COMMENT \*\*VOLTAGE OUTPUT 1 (V03)  
1355 IF(S14=0L,00.1) WRITE(6,4218)  
M11=1  
I2=1  
I2=2  
IF(I2=1),00.1, I2=16  
GO TO 1355 II=1,3  
1356 WRITE(11)=A(I1+120)  
VOLTS=VOLTS-VOLTS(11)  
GO TO 1375  
1375 GO TO 1375  
IF(VOLTS.EQ.0) GO TO 1379  
VOLTS=VOLTS-VOLTS(11)  
GO TO 1375  
1379 VOLTS=VOLTS-VOLTS(11)  
1380 GO TO 1385  
SF TO (1333,1337,1369) R0F  
1381 SF=SF(5,0,51)(7)(3-11),II=1,9,VOLTAGE  
GO TO 1396

1395 WRITE(6,4252)(V03(5-11),II=1,3),VOLTAGE  
GO TO 1395  
1400 WRITE(6,4253)V03(5-11),II=1,3!,VOLTAGE  
1405 WRITE(6,4254)=(21+20)(2)+P(1)  
IF(P(1).NE.0) GO TO 1415,1425,1435,1445,1455,1465,1475  
WRITE(6,4256)  
GO TO 1482  
1482 WRITE(6,4255) R0F  
GO TO 1482  
1485 WRITE(6,4256) R0F  
GO TO 1485  
1495 WRITE(6,4257) R0F  
GO TO 1495  
1505 WRITE(6,4259) R0F  
GO TO 1505

C  
COMMENT \*\*VOLTAGE OUTPUT 2 (V04)  
1520 IF(S14=0L,00.1) WRITE(6,4219)  
M11=2  
GO TO 1559

C  
COMMENT \*\*VOLTAGE OUTPUT 3 (V05)  
1575 IF(S14=0L,00.1) WRITE(6,4220)  
M11=3  
GO TO 1556

C  
COMMENT \*\*LOAD - 1156 REGISTER (L05)  
1625 IF(S14=0L,00.1) WRITE(6,4221)

```

4TIME=1           SIR    - 1275
DO 1475 I1=1,3   SIR    - 1276
1475 P(1)=0       SIR    - 1277
IF(C11.E0.025) P(1)=1   SIR    - 1278
IF(C42.E0.025) P(2)=1   SIR    - 1279
IF(C52.E0.025) P(3)=1   SIR    - 1280
K=1TE(6,4622)(2(6-I1),I1=1,3)   SIR    - 1281
GO TO 1459   SIR    - 1282
C               SIR    - 1283
COMMENT      *+ENTER FIRE COUNTDOWN (EFC)
1459 IF(SIGNAL.EC.1) K=1TE(6,4622)   SIR    - 1284
WTIME=1         SIR    - 1285
FC=1           SIR    - 1286
GO TO 1459   SIR    - 1287
C               SIR    - 1288
COMMENT      *+INITIATE COUNTDOWN (HFC)
1445 IF(SIGNAL.EC.1) K=1TE(6,4623)   SIR    - 1289
WTIME=1         SIR    - 1290
FC=2           SIR    - 1291
GO TO 1463   SIR    - 1292
C               SIR    - 1293
COMMENT      *+SPLIT COM-SPE S LIMIT (ESL)
1450 IF(SIGNAL.EC.1) K=1TE(6,4624)   SIR    - 1294
WTIME=2         SIR    - 1295
I2=9           SIR    - 1296
1455 CC05=2     SIR    - 1297
PNAFC=3         SIR    - 1298
TO 1463 I1=1,19   SIR    - 1299
1456 CC05=CC05*2**((I1-1)*1(I2+I1))   SIR    - 1300
IF(I1(I2+I1).E2.25=0) GO TO 1456   SIR    - 1301
DO 1474 I1=1,11   SIR    - 1302
IF(K(I1+I2).EC.25=0) GO TO 1465   SIR    - 1303
I1(I1+I2)=2E9   SIR    - 1304
GO TO 1473   SIR    - 1305
I1(I1+I2)=0E9   SIR    - 1306
1473 CONTINUE   SIR    - 1307
DO 1475 I1=1,19   SIR    - 1308
1475 P1=52=P4352*2**((I1-1)*1(I2+I1))   SIR    - 1309
IF(P1=52.LT.CC05) GO TO 1495   SIR    - 1310
DO 1476 I1=1,11   SIR    - 1311
1476 I1(I1+I2)=2E9   SIR    - 1312
1475 IF(I2.E2.13) GO TO 1456   SIR    - 1313
I2=13           SIR    - 1314
GO TO 1455   SIR    - 1315
1456 DO 1457 I1=1,13   SIR    - 1316
1457 P1=52=P4352*2**((I1-1)*1(I2+I1))   SIR    - 1317
IF(P1=52.LT.CC05) GO TO 1476   SIR    - 1318
SC TO 1495   SIR    - 1319
C               SIR    - 1320
COMMENT      *+SWITCHER CUTOUT (COA)
1451 IF(SIGNAL.EC.1) K=1TE(6,4625)   SIR    - 1321
IF(SECTL.E2.0) GO TO 1195   SIR    - 1322
WTIME=SECTL+1   SIR    - 1323
CC05=3**((24)+4**((22)+7**((22)+2*(21)))   SIR    - 1324
IF(CC05.E2.7) GO TO 1555   SIR    - 1325
DO 1463 I1=1,3   SIR    - 1326
IF(CC05.E2.11=7) GO TO 1556   SIR    - 1327
1452 CONTINUE   SIR    - 1328
15.1 K=1TE(6,4625) I1(25-I1),I2=1,41,MC05(E11)   SIR    - 1329
GO TO 1520   SIR    - 1330
15.5 K=1TE(6,4647) I1(25-I1),I2=1,41, COCE   SIR    - 1331
1512 SECT=4   SIR    - 1332
SP TO 1521   SIR    - 1333
C               SIR    - 1334
COMMENT      *+ACCUMULATE LEFT SHIFT (ALS)
1514 WT=1   SIR    - 1335
1515 IF(SIGNAL.EC.1) K=1TE(6,4625)   SIR    - 1336
WT=WT+P1*2**1   SIR    - 1337
IF(SECTL.E2.1) WT=WT*2   SIR    - 1338
SECT=SECT+WT*4   SIR    - 1339
IF(SECTL.E2.1) GO TO 1185   SIR    - 1340
1516 DO 1553 I1=1,SECT   SIR    - 1341
DO 1545 I2=1,23   SIR    - 1342
1525 I1(25-I1)=2(24-I1)   SIR    - 1343
1535 I1(I1+I2)=0   SIR    - 1344
GO TO 1195   SIR    - 1345
C               SIR    - 1346
COMMENT      *+ACCUMULATE RIGHT SHIFT (ARS)
1516 WT=1   SIR    - 1347
1515 IF(SIGNAL.EC.1) K=1TE(6,4625)   SIR    - 1348
WT=WT+P1*2**1   SIR    - 1349
IF(SECTL.E2.1) WT=WT*2   SIR    - 1350

```

```

SECT=SECT+300
IF(SECT.EQ.2) GO TO 1155
I2=A(26)
DC 1545 I1=1,SECT
DC 1545 I2=1,23
1545 A(I2)=A(I2+1)
1545 A(I2)=I3
GO TO 1135
C
C00100T **SPLIT ACCUMULATOR LEFT SHIFT (SAL)
1550 NUM=1
1550 IF(SIGMAL.EC.1) WRITE(6,4028)
WTIME=SECT+1
IF(SECT.LE.1) WTIME=2
SECT=SECT+300
IF(SECT.EQ.2) GO TO 1110
DO 1551 I1=1,SECT
DC 1555 I2=1,19
A(25-I2)=A(24-I2)
1555 A(I2-I2)=A(I1-I2)
1555 A(I1)=ZEP0
GO TO 1112
C
C00100T **SPLIT ACCUMULATOR RIGHT SHIFT (SAR)
1556 NUM=1
1556 IF(SIGMAR.EC.1) WRITE(6,4029)
WTIME=SECT+1
IF(SECT.LE.1) WTIME=2
SECT=SECT+300
IF(SECT.EQ.2) GO TO 1112
DO 1557 I1=1,SECT
DC 1575 I2=1,19
A(I2)=A(I2+1)
1575 A(I2+I2)=A(I4+I2)
A(I1)=I4
1575 A(I4)=I3
GO TO 1112
C
C00100T **SPLIT LEFT WORD LEFT SHIFT (SLU)
1572 NUM=1
1572 IF(SIGMAL.EC.1) WRITE(6,4030)
WTIME=SECT+1
IF(SECT.LE.1) WTIME=2
SECT=SECT+300
IF(SECT.EQ.2) GO TO 1113
DO 1573 I1=1,SECT
DC 1595 I2=1,19
1595 A(I2-I2)=A(I4-I2)
1595 A(I4)=ZEP0
GO TO 1113
C
C00100T **SPLIT LEFT WORD RIGHT SHIFT (SLR)
1596 NUM=1
1596 IF(SIGMAR.EC.1) WRITE(6,4031)
WTIME=SECT+1
IF(SECT.LE.1) WTIME=2
SECT=SECT+300
IF(SECT.EQ.2) GO TO 1113
I2=A(24)
DO 1605 I1=1,SECT
DC 1625 I2=1,19
1625 A(I2+I2)=A(I4+I2)
1625 A(I4)=I3
GO TO 1113
C
C00100T **SPLIT RIGHT WORD LEFT SHIFT (SRL)
1628 NUM=1
1628 IF(SIGMAL.EC.1) WRITE(6,4032)
WTIME=SECT+1
IF(SECT.LE.1) WTIME=2
SECT=SECT+300
IF(SECT.EQ.2) GO TO 1116
DC 1629 I1=1,SECT
DC 1645 I2=1,19
1645 A(I2-I2)=A(I1-I2)
1645 A(I1)=ZEP0
GO TO 1116
C
C00100T **SPLIT RIGHT WORD RIGHT SHIFT (SRR)
1674 NUM=1
1674 IF(SIGMAR.EC.1) WRITE(6,4033)

```

```

271ME=SECT+1           S1#   1243
IF(SECT,12,0) 271ME=2    S1#   1244
SECT=SECT+100          S1#   1245
IF(SECT,20,0) GO TO 1226  S1#   1246
I2=2(11)                S1#   1247
DC 1675 I1=1,SECT      S1#   1248
I2 1675 I2=2,10        S1#   1249
1676 I1(2)=A(I2+1)     S1#   1250
1675 I1(1)=16           S1#   1251
GO TO 1119               S1#   1252
C
CONTINUE    *MULTIPLY (P=1)
1674 IF(S1C4L,12,0) 271TE(5,4324)  S1#   1253
271ME=13                S1#   1254
I2=1                  S1#   1255
I3=I6=23                S1#   1256
WU=2=73                S1#   1257
DC 1655 I1=1,24        S1#   1258
1675 I1(1)=A(I1)       S1#   1259
IF(I9F61512,59,0) GO TO 1655  S1#   1260
REGIST=REGIST
CELL PEG2               S1#   1261
1655 CCPREG(1)=CCPREG(2)=2520  S1#   1262
I5=I2+1                S1#   1263
IF(I1(15),59,2520) GO TO 1673  S1#   1264
DC 1645 I1=12,I3        S1#   1265
IF(I4(11),50,0) GO TO 1668  S1#   1266
A(I1)=0ME               S1#   1267
GO TO 1665               S1#   1268
1665 A(I1)=2520         S1#   1269
1665 CONTINUE            S1#   1270
1677 IF(I4(15),50,2520) GO TO 1685  S1#   1271
DC 1695 I1=12,I3        S1#   1272
IF(I4(11),50,0) GO TO 1675  S1#   1273
A(I1)=0ME               S1#   1274
GO TO 1693               S1#   1275
1673 W(I1)=2520         S1#   1276
1673 CONTINUE            S1#   1277
1675 DC 1693 I1=1,I5    S1#   1278
CCPREG(1)=SHIFT(CCPREG(1),1)  S1#   1279
CCPREG(2)=SHIFT(CCPREG(2),1)  S1#   1280
CCPREG(1)=I1(CCREG(1),-(I5-I1))  S1#   1281
1678 CCPREG(1)=I1(CCREG(1),-(I5-I1))  S1#   1282
IF(I4(15),50,0) CC=REG(1)=-(CCPREG(1)+0ME)  S1#   1283
IF(I4(15),50,0) CC=REG(2)=-(CCPREG(2)+0ME)  S1#   1284
I4=CCPREG(1)*CC=REG(1)  S1#   1285
I4=SHIFT(I4,-1)          S1#   1286
IF(I4(15),50,0) CC=REG(15).50,0) GO TO 1691  S1#   1287
IF(I4(15),50,0) CC=REG(15).50,0) GO TO 1692  S1#   1288
GO TO 1693               S1#   1289
1691 A(I5)=0ME           S1#   1290
GO TO 1694               S1#   1291
1692 A(I5)=0ME           S1#   1292
1692 IF(I4(15),50,0) I4=I4+0ME  S1#   1293
1694 DC 1695 I1=12,I3    S1#   1294
A(I1)=I1(I4,0ME)         S1#   1295
1695 I4=SHIFT(I4,-1)     S1#   1296
IF(I4(15),50,0) GO TO 1119  S1#   1297
IF(I4(15),50,0) GO TO 2175  S1#   1298
I2=16                  S1#   1299
I2=23                  S1#   1300
GO TO 1655               S1#   1301
C
CONTINUE    *MULTIPLY *CCPREG (P=1)
1701 IF(S1C4L,12,0) 271TE(5,4325)  S1#   1302
DC 1705 I1=1,2            S1#   1303
IF(I4(11),50,2520) S1=I1,EC,1) GO TO 1706  S1#   1304
IF(I4(11),50,2520) S1=I1,EC,1) C(I1)=2520  S1#   1305
GO TO 1705               S1#   1306
1706 C(I1)=0ME           S1#   1307
1706 CCPREG(1)=CCPREG(2)+CCPREG(3)+CCPREG(4)+CCPREG(5)+1  S1#   1308
SECT=SECT
CELL UNLOAD
IF(WL85,50,1) GO TO 15  S1#   1309
GO TO 1542               S1#   1310

```

Reproduced from  
available copy.

COMMENT \*\*SPLIT MULTIPLY (SMR)  
 1715 IF(S1631L.E0.1) WRITE(6,4929)  
 NTIME=7  
 I2=1  
 I3=I6+19  
 RM=-16  
 TO 1715 I1=1,11  
 L(I1)=A(I1+13)  
 1716 L(I1+13)=S(I1)  
 L(I2)=L(I3)+2580  
 IF(REGISTER.E0.1) GO TO 1655  
 SECT=2580(2)  
 CALL S252  
 GO TO 1655

C  
 COMMENT \*\*SPLIT MULTIPLY ACCUMULATED (SMR)  
 1720 IF(S1631L.E0.1) WRITE(6,4930)  
 "G 1725 I1=1,2  
 IF(C(I1).E0.2520.2520.?(I1).E0.1) GO TO 1724  
 IF(C(I1).E0.2520.2520.?(I1).E0.1) C(I1)=2520  
 GO TO 1725  
 1724 C(I1)=345  
 1725 CONTINUE  
 IF(CC.E0.1) GO TO 1730  
 IF(CC.E0.2520.2520.?(I1).E0.1) GO TO 1729  
 IF(CC.E0.2520.2520.?(I1).E0.1) C(I1)=2520  
 GO TO 1732  
 1726 C(I1)=016  
 1727 C(M3)=25\*(S15)+5\*C(1)+4\*C(2)+2\*C(3)+C(1)\*1  
 SECT=2580  
 CALL UC039  
 IF(IFLAG.EC.1) GO TO 15  
 GO TO 1715

C  
 COMMENT \*\*STORE ACCUMULATOR (STO)  
 1735 IF(S1631L.E0.1) WRITE(6,4930)  
 NTIME=1  
 CMAR=CMAR  
 SECT=SECT  
 IF(CP17.E0.22.8X.CM12.E0.22.21D.CM24.E0.24.8X.CM32.E0.25.MC.  
 CP17.E0.22.8X.CM12 SECT=SECT-2  
 IF(SECT.E0.-1) SECT=127  
 IF(SECT.E0.-1) SECT=128  
 CALL STORE  
 IF(IFLAG.E0.1) GO TO 15  
 IF(IFLAG.E0.1) GO TO 1135  
 GO TO 1665

C  
 C  
 \* \* \* \* \*  
 FC005T SECTION  
 \* \* \* \* \* OF THE 2173 COMPUTER SIMULATION PROGRAM  
 \* \* \* \* \*

COMMENT \*\*PRINTING & TRANSLATION FC005T STATEMENTS

- 2300 FC005T(/,2X,56("0"),/,2X,"00",52X,"00",/,3X,"00",13X,"0175 CC=FUT" SI4 1377'
- 1 "00",20X,"00",/,2X,"00",17X,"S171110472202457",17X,"00",/,3X, SI4 1378
- 2 "00",52X,"00",/,2X,"00",4X,"0175",52X=7,15,4X,"00", SI4 1379
- 3 /,2X,"00",52X,"00",/,3X,"00",/,1 SI4 1380
- 2301 FC005T(/,3X,55("0"),/,52X,"00",52X,"00",/,22X,"00",15X,"0175 CC=FUT" SI4 1391
- 1 "0175",20X,"00",/3X,"00",17X,"S171110472202457",17X,"00",/, SI4 1392
- 2 3X,"00",52X,"00",/,22X,"00",4X,"0175",7,12,4X,"0175",3X,4X, SI4 1393
- 3 "00",/3X,"00",12X,2412,11X,"00",/3X,"00",4X,"00",/,32X,56 SI4 1394
- 4 ("00"),/ SI4 1395
- 2305 FC005T TO END ASKED PEGGY TYPE "TRUE": TC STOP TYPE "WALT" - SI4 1396
- 10) SI4 1397
- 2310 FC005T(13)
- 2315 FC005T(/,13X,"00" PRINTOUT OF INPUT PROGRAM \*\*/\* TESTED P=CCPA SI4 1398
- 13X,"00") SI4 1399
- 2320 FC005T(7413,42)
- 2321 FC005T(14,7429,42)
- 2322 FC005T(31,2429)
- 2323 FC005T IF OUTPUT IS TO BE DISPOSED TO PRINTED, TYPE "?" AND "YOU" SI4 1396
- 13X,"00": 9783-4155 TYPE "?": "0" SI4 1397
- 2325 FC005T(/,21X,"00" RESULTS OF SIMULATION \*\*/)
- 2335 FC005T(7233)
- 2375 FC005T(/,0 CONTINUE PROGRAM,/) SI4 1398
- 2445 FC005T(0 THE FOLLOWING DATA IS NOT ALLOCATED 0,7281) SI4 1399
- 2445 FC005T(0 LAST CASES MUST BE IN DIRECT WHEN PEGGY IS SPECIFIED\*) SI4 1400
- 2445 FC005T(0 THE FOLLOWING INPUT CASE IS INVALID 0,7281) SI4 1401
- 2445 FC005T(0 COMPUTED IS NOT IN UNIT MODE - DATA CANNOT BE ENTERED - P SI4 1402
- SI4 1403

2052 FORMAT(* DA FS(0)) SIGNAL MUST FOLLOW AN IFC(0) SIGNAL TO PUT HIGH SIP	SIP	1484
2107 IF WAIT CODE = DATA INLOC(0)	SIP	1485
2155 FORMAT(* COMPUTE SWITC* CODE SPECIFIED INCORRECTLY*)	SIP	1486
2171 FORMAT(* SIGNAL ON - TALES WILL BE TRACED*,/)	SIP	1487
2175 FORMAT(* SIGNAL OFF - TALES WILL NOT BE TRACED FURTHER*,/)	SIP	1488
2179 FORMAT(* INPUT SOURCE - MAX TALES*,/)	SIP	1489
2185 FORMAT(* THE FOLLOWING INPUT DATA ON SPAN TAPE IS INVALID - *,/)	SIP	1490
2191 FORMAT(* EXECUTE SEGMENT SPECIFIED INCORRECTLY - DEFAULT VALUE OF SIP 1 IS ASSUMED*)	SIP	1491
2195 FORMAT(* NO. OF EXECUTIONS SPECIFIED = *,/)	SIP	1492
2196 FORMAT(* COLD-STORAGE WRITE SWITCH SPECIFIED INCORRECTLY*)	SIP	1493
2197 FORMAT(* DISCRETE SWITCH SPECIFIED INCORRECTLY*)	SIP	1494
2198 FORMAT(* POWER-CODE DATA IS INCORRECT*)	SIP	1495
2199 FORMAT(* POWER HAS BEEN TURNED (OFF)*)	SIP	1496
2202 FORMAT(* CODES WAS DECODED OK*,/)	SIP	1497
2205 FORMAT(* CHANNEL SPECIFIED CANNOT BE LOADED - PROG TERMINATED*)	SIP	1498
2220 FORMAT(* TALES CANNOT BE SPECIFIED WITH PR(OFF) - PROG TERMINATED*)	SIP	1499
2135 FORMAT(* NO. OF EXECUTIONS HAVE EXCEEDED NO. SPECIFIED - PROG=AK T 1EF=TRATE*)	SIP	1500
2142 FORMAT(*//SF,*/* END OF PROGRAM, OR, EXECUTION TIME = *,SF,*,T,X, 1 TREC*)	SIP	1501
2145 FORMAT(* TALES MUST BE SPECIFIED BEFORE TALES SETS AT MFO INST INSTRUCTIONS - DISCRETE TERMINATED*)	SIP	1502
2153 FORMAT(* MEMORY HAS BEEN INITIALIZED*)	SIP	1503
C		
COMMENT *DECOMPOSE CODE FORMAT STATEMENTS		
2010 FORMAT(* REGISTER RESET SEQUENCE*)	SIP	1429
3025 FORMAT(* PREPARE TO OPERATE MODE*)	SIP	1430
3032 FORMAT(* SWAP BIT COUNT 1 MODE*)	SIP	1431
3035 FORMAT(* SWAP BIT COUNT 2 MODE*)	SIP	1432
3036 FORMAT(* C14) 'C(2)C(1)* IDLE SUB-MODE OF MANUAL HALT*)	SIP	1433
3037 FORMAT(* C14) 'C(2)C(1)* IDLE SUB-MODE OF AUTOMATIC HALT*)	SIP	1434
3038 FORMAT(* C14) 'C(2)C(1)* IDLE SUB-MODE OF MANUAL HALT*)	SIP	1435
3039 FORMAT(* C14) 'C(2)C(1)* IDLE SUB-MODE OF AUTOMATIC HALT*)	SIP	1436
3040 FORMAT(* CIRCULATES BETWEEN MODES TO LOAD AND INST(CC) SEL-HDSE	SIP	1437
15 OF 3231 HALT*)	SIP	1438
3045 FORMAT(* C14) 'C(2)C(1)* IDLE SUB-MODE OF MANUAL HALT*)	SIP	1439
3050 FORMAT(* CIRCULATES BETWEEN C14) 'C(2)C(1) MODE, INTERLOCK, AND C14 11) 'C(2)C(1)* IDLE SUB-MODES OF MANUAL HALT*)	SIP	1440
3055 FORMAT(* PREPARE TO COMPUTE SUB-MODE OF MANUAL HALT*,/)	SIP	1441
3060 FORMAT(* WAIT 4000*,/)	SIP	1442
3065 FORMAT(* REPEAT 3700*)	SIP	1443
3070 FORMAT(* PREPARE TO SIMPLE MODE*)	SIP	1444
3075 FORMAT(* SIMPLE CODE - MODE*)	SIP	1445
3080 FORMAT(* PREPARE CODE - OCTAL*)	SIP	1446
3085 FORMAT(* PROCESS CODE - HALT*)	SIP	1447
3090 FORMAT(* PROCESS CODE - LOGIC*)	SIP	1448
3095 FORMAT(* PROCESS CODE - FILL*)	SIP	1449
3100 FORMAT(* PROCESS CODE - VERIFY*)	SIP	1450
3105 FORMAT(* PROCESS CODE - START TO COMPLETE*)	SIP	1451
3110 FORMAT(* PROCESS CODE - EXIT*)	SIP	1452
3120 FORMAT(* EXIT - IDLE SUB-MODE OF FILL-VERIFY*)	SIP	1453
3125 FORMAT(* EXIT - C14) 'C(2)C(1) SEARCH SUB-MODE OF FILL-VERIFY*)	SIP	1454
3130 FORMAT(* EXIT - WAIT 2 H.T. SUB-MODE OF FILL-VERIFY*)	SIP	1455
3135 FORMAT(* EXIT - EXECUTE SUB-MODE OF FILL-VERIFY*)	SIP	1456
3140 FORMAT(* PROCESS CODE - CLEAR*)	SIP	1457
3145 FORMAT(* PROCESS CODE - DELETE*)	SIP	1458
3150 FORMAT(* FILL(MY) ERROR*)	SIP	1459
3155 FORMAT(* PROCESS HALT MODE*)	SIP	1460
C		
COMMENT *DECOMPOSE CLE CODE STATEMENTS		
4000 FORMAT(* TRANSFER INSTRUCTION - (T25)*)	SIP	1465
4011 FORMAT(* TRANSFER OR TRANS INSTRUCTION - (TMI)*)	SIP	1466
4012 FORMAT(* CLRAD 1 REG INSTRUCTION - (CLR)*)	SIP	1467
4022 FORMAT(* ADD 16'S-FIXED - (ADD)*)	SIP	1468
4024 FORMAT(* SUBTRACT INSTRUCTION - (SUB)*)	SIP	1469
4025 FORMAT(* SHIFT 17'S-FIXED - (SHF)*)	SIP	1470
4026 FORMAT(* SHIFT 17'S-FIXED - (SHS)*)	SIP	1471
4027 FORMAT(* SHIFT 17'S-FIXED INSTRUCTION - (SSU)*)	SIP	1472
4028 FORMAT(* MULTI 16'S-FIXED INSTRUCTION - (MFR)*)	SIP	1473
4029 FORMAT(* COMPLEMENT INSTRUCTION - (CC)*)	SIP	1474
4030 FORMAT(* REVERSE POSITION CODE INSTRUCTION - (RCP)*)	SIP	1475
4031 FORMAT(* LOGICAL AND TO ACCUMULATOR INSTRUCTION - (AND)*)	SIP	1476
4032 FORMAT(* RESET DEFECT INSTRUCTION - (PSL)*)	SIP	1477
4033 FORMAT(* REINIT CLE-JI 16' INSTRUCTION - (R25)*)	SIP	1478
4034 FORMAT(* REINIT CLE-JI 16' INSTRUCTION - (R26)*)	SIP	1479
4035 FORMAT(* REINIT OUTPUT 16' INSTRUCTION - (R27)*)	SIP	1480
4036 FORMAT(* REINIT OUTPUT 16' INSTRUCTION - (R28)*)	SIP	1481
4037 FORMAT(* DISCRETE OUTPUT 16' INSTRUCTION - (R29)*)	SIP	1482
4038 FORMAT(* DISCRETE INPUT 16' INSTRUCTION - (R30)*)	SIP	1483
4039 FORMAT(* DISCRETE INPUT 16' INSTRUCTION - (R31)*)	SIP	1484
4040 FORMAT(* VOLTAGE OUTPUT 16' INSTRUCTION - (R32)*)	SIP	1485
4041 FORMAT(* VOLTAGE OUTPUT 16' INSTRUCTION - (R33)*)	SIP	1486

4320 FORMAT <sup>(*)</sup> VOLTAGE OUTPUT "C" INSTRUCTION - (VOC) <sup>(*)</sup>	SIP	1487
4321 FORMAT <sup>(*)</sup> LOAD PHASE REGISTERS INSTRUCTION - (LPR) <sup>(*)</sup>	SIP	1488
4322 FORMAT <sup>(*)</sup> ENTER FIVE COUNTDOWN INSTRUCTION - (EFC) <sup>(*)</sup>	SIP	1489
4323 FORMAT <sup>(*)</sup> HALT FIVE COUNTDOWN INSTRUCTION - (HFC) <sup>(*)</sup>	SIP	1490
4324 FORMAT <sup>(*)</sup> SPLIT CENTER & LIMIT INSTRUCTION - (SCL) <sup>(*)</sup>	SIP	1491
4325 FORMAT <sup>(*)</sup> CHARACTER OUTPUT INSTRUCTION - (COI) <sup>(*)</sup>	SIP	1492
4326 FORMAT <sup>(*)</sup> ACCUMULATOR LEFT SHIFT INSTRUCTION - (ALS) <sup>(*)</sup>	SIP	1493
4327 FORMAT <sup>(*)</sup> ACCUMULATOR RIGHT SHIFT INSTRUCTION - (ARS) <sup>(*)</sup>	SIP	1494
4328 FORMAT <sup>(*)</sup> SPLIT ACCUMULATOR LEFT SHIFT INSTRUCTION - (SAL) <sup>(*)</sup>	SIP	1495
4329 FORMAT <sup>(*)</sup> SPLIT ACCUMULATOR RIGHT SHIFT INSTRUCTION - (SAR) <sup>(*)</sup>	SIP	1496
4330 FORMAT <sup>(*)</sup> SPLIT LEFT WORD LEFT SHIFT INSTRUCTION - (SLU) <sup>(*)</sup>	SIP	1497
4331 FORMAT <sup>(*)</sup> SPLIT RIGHT WORD LEFT SHIFT INSTRUCTION - (SRU) <sup>(*)</sup>	SIP	1498
4332 FORMAT <sup>(*)</sup> SPLIT WORD RIGHT SHIFT INSTRUCTION - (SLR) <sup>(*)</sup>	SIP	1499
4333 FORMAT <sup>(*)</sup> SPLIT WORD WORD RIGHT SHIFT INSTRUCTION - (SWR) <sup>(*)</sup>	SIP	1500
4334 FORMAT <sup>(*)</sup> MULTIPLY INSTRUCTION - (MPY) <sup>(*)</sup>	SIP	1501
4335 FORMAT <sup>(*)</sup> MULTIPLY MODIFIED INSTRUCTION - (MPM) <sup>(*)</sup>	SIP	1502
4336 FORMAT <sup>(*)</sup> SPLIT MULTIPLY INSTRUCTION - (SMF) <sup>(*)</sup>	SIP	1503
4337 FORMAT <sup>(*)</sup> SPLIT MULTIPLY MODIFIED INSTRUCTION - (SMM) <sup>(*)</sup>	SIP	1504
4338 FORMAT <sup>(*)</sup> STORE ACCUMULATOR INSTRUCTION - (STA) <sup>(*)</sup>	SIP	1505
4339 FORMAT <sup>(*)</sup> COMPUTE MODE <sup>(*)</sup>	SIP	1506
4340 FORMAT <sup>(*)</sup> FLAG STORE <sup>(*)</sup>	SIP	1507
4341 FORMAT <sup>(*)</sup>	SIP	1508
4342 FORMAT <sup>(*)</sup> D-15E REGISTER = P1(3-1)= *,3111	SIP	1509
4343 FORMAT <sup>(*)</sup> DISCRETE OUTPUT LINE 0*,12,* HAS A "1" OUTPUT SIGNAL <sup>(*)</sup>	SIP	1510
4344 FORMAT <sup>(*)</sup> DISCRETE SWITCH IS OFF - DISCRETE OUTLETS ARE DISABLED <sup>(*)</sup>	SIP	1511
4345 FORMAT <sup>(*)</sup> X-DISCRETE INPUTS USED HAVE EXCEEDED THOSE SUPPLIED - LAS	SIP	1512
1T VALUES GIVEN WILL BE USED <sup>(*)</sup>	SIP	1513
4346 FORMAT <sup>(*)</sup> Y-DISCRETE INPUTS USED HAVE EXCEEDED THOSE SUPPLIED - LAS	SIP	1514
1T VALUES GIVEN WILL BE USED <sup>(*)</sup>	SIP	1515
4347 FORMAT <sup>(*)</sup> BINARY CHARACTER OUTPUT - *,4C1,2X,* HEXADECIMAL CHARACTER	SIP	1516
1 OUTPUT - *,11	SIP	1517
4348 FORMAT <sup>(*)</sup> BINARY CHARACTER OUTPUT - *,4C1,2X,* HEXADECIMAL CHARACTER	SIP	1518
1 OUTPUT - *,11	SIP	1519
4349 FORMAT <sup>(*)</sup> BINARY OUTPUT ON LINE 6*,11,* OF -1*	SIP	1520
4350 FORMAT <sup>(*)</sup> BINARY OUTPUT ON LINE 6*,12,* OF +1*	SIP	1521
4351 FORMAT <sup>(*)</sup> Y1(3-1)= *,301,* WITH A VOLTAGE OUTPUT OF*,F7.2,* VOLTS <sup>(*)</sup>	SIP	1522
4352 FORMAT <sup>(*)</sup> Y2(3-1)= *,301,* WITH A VOLTAGE OUTPUT OF*,F7.2,* VOLTS <sup>(*)</sup>	SIP	1523
4353 FORMAT <sup>(*)</sup> Y3(3-1)= *,301,* WITH A VOLTAGE OUTPUT OF*,F7.2,* VOLTS <sup>(*)</sup>	SIP	1524
4354 FORMAT <sup>(*)</sup> THE D-15E REGISTER IS IN THE IDLE CONFIGURATION: NC VOLTA SIP	SIP	1525
15E OUTPUT <sup>(*)</sup>	SIP	1526
4355 FORMAT <sup>(*)</sup> VOLTAGE OUTPUT IS ON LINE V0*,11,*5*	SIP	1527
4356 FORMAT <sup>(*)</sup> VOLTAGE OUTPUT IS ON LINE V0*,11,*1*	SIP	1528
4357 FORMAT <sup>(*)</sup> VOLTAGE OUTPUT IS ON LINE V0*,11,*2*	SIP	1529
4358 FORMAT <sup>(*)</sup> VOLTAGE OUTPUT IS ON LINE V0*,11,*3*	SIP	1530
4359 FORMAT <sup>(*)</sup> A PGMIFP IS NOT SELECTED TO L-RIG, Y-, OR R- LOCFS - F70	SIP	1531
1574* TERMINATED*	SIP	1532
4360 FORMAT <sup>(*)</sup> THE X-INSTRUCTION REQUESTED IS NOT AN INSTRUCTION <sup>(*)</sup>	SIP	1533
END	SIP	1534

GE/EE/72-7

BLOCK DATA

INTEGER CI, ZERO, ONE

COMMON/MEMORY/ C4, ZERO, ONE, KREC(12), I4(27), HELV4K, NCOPHA,  
1 KLPAREM, KSPAREM, LINES

DATA DREG/1H3, 1H1, 1H1, 1H0, 1H1, 1H5, 1H5, 1H8, 1H8, 1H5/

DATA ZER0/13/, C4E/13/, NICKES/9999999999/

DATA M2/1H3, 1H1, 1H2, 1H3, 1H4, 1H5, 1H5, 1H7, 1H8, 1H8, 1H5,  
1  
2 1H8, 1H8, 1H5, 1H3, 1H4, 1H5, 1H6, 1H7, 1H8, 1H9, 1H7,

DATA M3/1H3/1H/, KLPAREM/1H/, KSPAREM/1H/, HELV4K/1H /

DATA C4/24OK/

END

SIM	1539
SIM	1536
SIM	1537
SIM	1538
SIM	1539
SIM	1540
SIM	1541
SIM	1542
SIM	1543
SIM	1544
SIM	1545
SIM	1546
SIM	1547
SIM	1548
SIM	1549
SIM	1550
SIM	1551
SIM	1552
SIM	1553

SUPERCUTINE STORE  
 INTEGER A(24), CH24, CODE, C00FEC(24,3), B0, E(3), EN, F(6), FC  
 INTEGER N(15), IX, ITC, PHASE, R(24,6), REGIST, REGIST2, SI, EX  
 INTEGER S2(3), SECT, SIGNAL, U, V(24,4), VI, VK, X(19,19), XI  
 INTEGER Y(24,13), YI, ZEPG, CISPCSE  
 COMMON A, CH24, CODE, C00FEC, P0, E, EN, F, FC, N, I(24), IFEG  
 COMMON L(24), R(128,21), R(24), NCOL, NELAS, NUR, NL032(72), PHASE  
 COMMON S2, SIGNAL, P, REGIST, REGIST2, RI, RK, SECT, U, V, VI, VK  
 COMMON X, XI, Y, VI, ZEPG  
 COMMON/IMMEDIATE/ CK, ZERO, ONE, NREGS(16), NW(27), NLANK, NCNTMA,  
 1 NLFLAG, NSPAREN, NIDES  
 IF(CK>N.EQ.21) GO TO 5  
 IF(CM24.EQ.22.02.CH24.EQ.22.04.CH24.EC.24) GO TO 1  
 IF(CM24.EQ.25.02.CH24.EC.26.02.CH24.EC.27.CH24.EC.29) GO TO 29  
 IF(CH24.EQ.29) GO TO 15  
 IF(I>24.EQ.2) GO TO 35  
 IF(E4.EQ.CE) GO TO 1  
 X=ITE(5,1-3)  
 NFLAG=1  
 RETURN  
 1 CALL L019  
 RETURN  
 5 IF(I>2.EQ.0) GO TO 1  
 X=ITE(6,119)  
 X=ITE(4,119)  
 NFLAG=1  
 RETURN  
 10 X=ITE(6,125)  
 X=ITE(4,125)  
 NFLAG=1  
 RETURN  
 15 I2=-CD(SECT-1,6)+1  
 IF(IFC.EQ.1) GO TO 25  
 VK=ZEPG  
 DC 25 I1=1,24  
 CC2=4\*I(I1)+2\*V(I1,I2)+VK  
 IF(V(I1,I2).EQ.0.EQ.V(I1).EQ.CODE) VK=ONE  
 IF(V(I1,I2).EQ.2\*PO.4\*PO.2\*(I1).EQ.ZER0) VK=ZER0  
 V(I1,I2)=ZER0  
 IF(CC2.EQ.1.0.CD2.EQ.0.CC2.EQ.2.0.CC2.EQ.4.0.CC2.EQ.7.1 V(I1,I2)=ONE  
 25 CONTINUE  
 21 IF(REGIST=NRREG(3))  
 REGIST=NRREG(3)  
 CALL REG2  
 RETURM  
 25 DC 3C I1=1,24  
 26 V(I1,I2)=A(I1)  
 GP TO 21  
 25 IF(IFC.EQ.1) GO TO 55  
 I4=-CD(SECT-1, )+1  
 I2=1  
 I3=11  
 40 ZK=ZEPG  
 DC 45 I1=12,1?  
 CC2=4\*I(I1)+2\*V(I1,I4)+VK  
 IF(I2(I1,I4).EQ.0.EQ.V(I1).EQ.CODE) VK=ONE  
 IF(I2(I1,I4).EQ.2\*PO.4\*PO.2\*(I1).EQ.ZER0) VK=ZER0  
 V(I1,I4)=ZER0  
 IF(CC2.EQ.1.0.CD2.EQ.0.CD2.EQ.2.0.CD2.EQ.4.0.CD2.EQ.7.1 V(I1,I4)=ONE  
 45 CONTINUE  
 51 IF(IFC.EQ.1) GO TO 59  
 I2=16  
 I3=24  
 GO TO 49  
 52 IF(IFC.EQ.1) RETURN  
 REGIST=NRREG(15)  
 CALL REG2  
 55 RETURN  
 1.0 FOR 24(\* STORAGE CANNOT TAKE PLACE IN COLD STORAGE CHANNELS IF COL  
 13-STORAGE \* THE SKITCH IS OFF - PROGRAM TERMINATED\*)  
 1.5 FOR 24(\*) STORAGE IS NOT ALLOWED IN SINGLE-LOOPS (2,I,L, GO 0) - PR  
 10624P \* TERMINATED\*)  
 110 FOR 24(\*) STORAGE CANNOT TAKE PLACE IN CHANNEL 50 IF DISCRETE SKITCH  
 IN IS OFF - PROGRAM TERMINATED\*)  
 END

```

SUBROUTINE LOAD
INTEGER I(26), CMEM, CODE, COPIES(24,2), DD, E(6), EX, F(6), FC
INTEGER H(15), CS, CSE, PHASE, 2(24,4), REGIST, REGISTR, SI, SK
INTEGER SI(2), SECT, SIGNAL, T, Y(24,4), ZI, W, X(19,12), XI
INTEGER Y(24,15), VI, ZEPC, DISPOSE
COMMON A, CMEM, CODE, COPIES, DD, E, EX, F, FC, H, I(24), IREG
COMMON L(24), M(26,21), N(24), ACCL, KFLAG, SUR, KLOAD(72), PHASE
COMMON S2, SIGNAL, R, REGIST, REGISTR, ZI, SK, SECT, U, V, VI, W
COMMON X, XI, Y, VI, DISPOSE
COMMON/STATUS/ CN, ZEPO, CSE, KREC(18), MN(27), RELNK, NCOPRA,
      KLFARER, MFAREN, XINES
      1
      COMPEG(1)=ZEPO
      DO 1 II=1,26
      12=SHIFT(COMPEG(1),1)
      1 COMPEG(1)=C2(12,1(25-II))
      IF(CM24,EC,21) GO TO 10
      IF(CM24,EC,22) GO TO 15
      IF(CM24,EC,23) GO TO 28
      IF(CM24,EC,24) GO TO 25
      IF(CM24,EC,25) GO TO 30
      IF(CM24,EC,31) GO TO 5
      WRITE(6,125)
      WRITE(6,125)
      MFLAG=1
      RETURN
      5 H(SECT,CHAN)=COMREG(1)
      RETURN
      10 IF(MD,ED,0) GO TO 5
      WRITE(6,125)
      WRITE(6,125)
      MFLAG=1
      RETURN
      15 I2=MC(SECT-1,4)+1
      F(I2)=COMREG(1)
      REGIST=REGEG(1)
      GO TO 35
      20 I2=MC(SECT-1,16)+1
      H(I2)=COMREG(1)
      REGIST=REGEG(1)
      GO TO 35
      25 I2=MC(SECT-1,3)+1
      E(I2)=COMREG(1)
      REGIST=REGEG(1)
      GO TO 35
      30 U=CM-EG(1)
      REGIST=REGEG(5)
      35 IF(REGIST,FC,0) RETURN
      CALL PEG2
      RETURN
      3: IF(EG(10) COLD STORAGE MEMORY CANNOT BE LOADED IF COLD-STORING BIT
      15 SWITCH IS OFF - PROGRAM TERMINATED)
      3:5 IF(EG(10) HOT STORAGE MEMORY CANNOT BE LOADED IF DISCRETE SWITCH IS
      1 OFF - PROGRAM TERMINATED)
      END
      1630
      1631
      1632
      1633
      1634
      1635
      1636
      1637
      1638
      1639
      1640
      1641
      1642
      1643
      1644
      1645
      1646
      1647
      1648
      1649
      1650
      1651
      1652
      1653
      1654
      1655
      1656
      1657
      1658
      1659
      1660
      1661
      1662
      1663
      1664
      1665
      1666
      1667
      1668
      1669
      1670
      1671
      1672
      1673
      1674
      1675
      1676
      1677
      1678
      1679
      1680
      1681
      1682
      1683

```

```

SUBROUTINE UNLOAD
I=INTEGER A(24), CHAK, CODE, COMREC(24,2), DD, E(8), EN, F(6), FC
I=INTEGER 4(16), C4, C4E, PHASE, 2(24,4), REGIST, REGIST2, RI, RC
I=INTEGER 52(3), SECT, SIGNAL, U, V(24,4), VI, VC, X(33,12), XI
I=INTEGER Y(24,12), YI, ZERO, DISPOSE
COMMON A, CHAK, C4CE, COMREC, DD, E, EN, F, FC, N, I(24), IEGC
COMMON L(24), 4(126,24), 4(24), REGL, KFLG, KUN, MDP(72), PHASE
COMMON S3, SIGNAL, R, REGIST, REGIST2, RI, RC, SECT, U, V, VI, VC
COMMON X, XI, Y, VI, DISPOSE
COMMON/REGAT2/ ON, ZERO, ONE, KREF(18), NT(27), NELNK, NCOPMA,
              XLSPARE, XREFAREK, XINES
1      NL=6
      DO 1 II=1,11
      IF(ICHAN.EQ.(21+II)) GO TO (5,15,25,22,25,35,45,55,65,75,75) II
1 CONTINUE
      I2=I(SECT,ON)=1
      GO TO 57
      5  I2=I2*(SECT-1,4)+1
      I2=F(I2)
      GO TO 37
      12 I2=M23(SECT-1,15)+1
      I2=H(I2)
      GO TO 92
      15 I2=M23(SECT-1,9)+1
      I2=S(I2)
      GO TO 92
      22 I2=U
      GO TO 92
      25 DC 35 II=1,24
      31 4(II)=4(II)
      GO TO 112
      25 DD 45 II=1,24
      43 4(II)=L(II)
      45 GO TO 112
      55  IF(NT.EQ.1) MM=1
           I2=M23(SECT-1,4)+1
           DC 55 II=1,24
           55  G(II)=V(II,I2)
           GO TO 92
      62  IF(N.EQ.1) MM=1
           I2=M23(SECT-1,4)+1
           DC 62 II=1,24
           62  G(II)=4(II,I2)
           GO TO 92
      72  I2=M23(SECT-1,15)+1
           I2=M23(I2+9,15)
           I2=H(I2)
           GO TO 92
      75  I2=M23(SECT-1,9)+1
           I2=M23(I2+4,9)
           I2=F(I2)
           77  IF(I2.EQ.0) GO TO 115
           DO 75 II=1,9
           75  4(II)=4(II)(I2,000)
      95  I2=SHIFT(I2,-1)
      96  IF(NUN.EQ.1) GO TO 95
           GO TO 115
      95  DO 105 II=1,24
           IF(NT(II).EQ.0) GO TO 105
           105  4(II)=00E
           GO TO 105
      106  4(II)=ZER0
      107  CONTINUE
      108  IF(IREGC.EQ.1) RESTORE
           IF(PREGIST.EQ.1) RESTORE
           REGIST=IREGC()
           CALL REG2
           RESTORE
      115  IF(ICRC.EQ.1) GO TO 125
           115  4(3,135)
           115  4(4,135)
      120  4(1,84)+1
           RESTORE
      125  4(175)(1,125)
           125  4(1,125)
           GO TO 125
      130  COMMON/OPERAND/ OPERAND ADDRESS IS OUT OF RANGE - PROGRAM TERMINATED
      135  COMMON/INSTRUCTION/ INSTRUCTION ADDRESS IS OUT OF RANGE - PROGRAM TERMINATED
      140
      END

```

```

SUBROUTINE FLCSTC
  INTEGER 1(24), CNEK, CODE, COFF=ES(24,2), DO, E(3), EN, F(4), FC
  INTEGER H(15), K, L, LNE, PHASE, R(3,4), REGIST, REGISTR, RI, RK
  INTEGER SE(3), SECT, SIGNAL, U, V(24,4), VI, W, X(39,12), XI
  INTEGER Y(24,12), YI, ZERO, DISPOSE
  COMMON A, CHAK, COFF, COFFES, CO, E, EN, F, FC, H, I(24), IFEG
  COMMON L(24), M(126,21), N(24), NCOL, NFLAG, NLE, NLO=0(72), PHASE
  COMMON RI, SIGNAL, RI, REGIST, REGISTR, RI, RK, SECT, U, V, VI, W,
  COMMON X, XI, Y, YI, DISPCSE
  COMMON /T10AT9/ IX, ZEPO, CNE, L2EE(12), X(27), NELANL, NCOPRA,
  1      SL51=4, XCPAREG, XIDES
  IX=4*S2(2)+2*S3(2)+S2(1)+1
  IF(CODE.EQ.-12) GO TO 2
  IF(CM24.EQ.21.AND.CM24.EQ.22.AND.CM35.EQ.23.AND.CM44.EQ.24) GO TO 2
  IF(MUP.EQ.6) GO TO 25
  WRITE(6,115)
  WRITE(6,115)
  MFLAC=1
  RETURN
  2 SC TO (1,5,13,15,26,28,25,46) RUN
  1 IF(SISCH=L.50.1.100.=E2EISTP.50.1) WRITE(6,166)
  RETURN
  5 CM24=22
  GO TO 45
  12 WRITE(6,175) (A(25-II),II=1,24)
  RETURN
  15 CM24=21
  IF(SISCH=L.50.1.100.=E2EISTP.50.1) WRITE(6,113)
  SF TO 45
  26 CM24=24
  SC TO 45
  25 DO 35 II=1,24
  30 LI(1)=A(1)
  IF(E2EISTP.EC.3) RETURN
  REGIST=-E2E(2)
  CALL FEG2
  RETURN
  35 CM24=23
  GO TO 45
  42 CM24=25
  45 CELL L039
  RETURN
  170 FC2=FC1^ FLAGGED INSTRUCTION STORE CODE = 19180
  215 FC2=FC1^ FLAGGED INSTRUCTION TELETYPE SIGNAL = 0,4 (SC1,177)
  216 FC2=FC1^ FLAGGED INSTRUCTION STORE IN THE STEGGER CHANNEL
  215 FC2=FC1^ FLAGGED INSTRUCTION STORE IS HELD OUT IN L-REG AND STORE INSTRUCTION
  1 35 TO CHAK SC, F, H, O? E-L07FS - TELETYPE TESTINDED
  END

```

```

SUBROUTINE DISPLAY
  INTEGER I(24), CMX, CNE, CC75C(24,2), 93, E(3), F(6), FC
  INTEGER H(16), O(4), CPE, PHASE, R(24,4), REGIST, RI, S,
  INTEGER S(7), SECT, SIGNAL, U, V(24,4), W, X(19,19), Y
  INTEGER Y(24,16), Z, ZERG, REG(12), DISPOSE
  COMMON A, CMX, CNE, CC75C, C, E, F, FC, H, I(24), REG
  COMMON L(24), M(128,24), N(24), NCCL, RFLAG, NUS, NLDRG(72), PHASE
  COMMON S3, SIGNAL, P, REGIST, REGISTR, RI, S, SECT, U, V, W, X
  SCRATCH T, XI, Y, Z, ZERG, DISPOSE
  COMMON NMNDATA/0/, ZERG, CNE, CC75C(18), NU(27), NELNK, NCOPPA,
  1           NLBRK, NSPARE, NINES
  ENTRY REG2
  DO 1 I=1,16
  IF(EIGIST.EQ.RREG(I)) GO TO 5
  1 COMMON
  RETURN
  5 IF(EIGC(I).EQ.1) GO TO 18,15,21,25,22,48,52,63,79,75, 11
  18 WRITE(S,110) I(25-I),I=1,24
  15 WRITE(S,115) I(25-I),I=1,24
  21 RETURN
  22 WRITE(S,120) I(25-I),I=1,24
  25 WRITE(S,125) I(25-I),I=1,24
  28 RETURN
  36 I2=9
  39 95 I1=1,24
  40 C75C(I1)=E75C(12,CNE)
  45 I2=SMIFT(I2,-1)
  46 WRITE(S,125) C75C(I2-12),I1=1,24
  47 RETURN
  48 I2=OC(1SECT-1,4)+1
  49 I2=F(12)
  50 45 I1=1,24
  51 C75C(I1)=E75C(13,CNE)
  55 I2=SMIFT(I3,-1)
  56 I2=I2-1
  57 WRITE(S,125) I2,(OC75C(25-I1),I1=1,24)
  58 RETURN
  62 I2=OC(1SECT-1,4)+1
  63 I2=I2-1
  64 WRITE(S,125) I2,(OC75C(25-I1),I1=1,24)
  65 RETURN
  66 I2=OC(1SECT-1,4)+1
  67 I2=I2-1
  68 WRITE(S,125) I2,(OC75C(25-I1),I1=1,24)
  69 RETURN
  73 I2=OC(1SECT-1,4)+1
  74 I2=I2-1
  75 WRITE(S,125) I2,(OC75C(25-I1),I1=1,24)
  76 RETURN
  ENTRY REG1
  96 8F I1=1,12
  88 REG(I1)=3
  89 REGIST=3
  90 85 I1=4,5L,72
  91 IF(I1>5) GO TO 95
  92 IF(I1>11) GO TO 95
  93 I1=4,5L,72
  94 WRITE(S,125) I1,(OC75C(11),I1=4,5L,72)
  95 WRITE(S,125) I1,(OC75C(11),I1=4,5L,72)
  96 I1=11
  97 RETURN
  98 I1=11
  99 REG(I1)=1
  100 IF(NCCL.GT.72) RETURN
  101 IF(I1>5) GO TO 104
  102 IF(I1>11) GO TO 104
  103 IF(I1>22) GO TO 104
  104 I1=4,5L,72
  105 IF(I1>5) GO TO 106
  106 IF(I1>11) GO TO 106
  107 IF(I1>22) GO TO 106
  108 IF(I1>5) GO TO 109
  109 IF(I1>11) GO TO 109
  110 IF(I1>22) GO TO 109
  111 IF(I1>5) GO TO 112
  112 IF(I1>11) GO TO 112
  113 IF(I1>22) GO TO 112
  114 IF(I1>5) GO TO 115
  115 IF(I1>11) GO TO 115
  116 IF(I1>22) GO TO 115
  117 IF(I1>5) GO TO 118
  118 IF(I1>11) GO TO 118
  119 IF(I1>22) GO TO 118
  120 IF(I1>5) GO TO 119
  121 IF(I1>11) GO TO 119
  122 IF(I1>22) GO TO 119
  123 IF(I1>5) GO TO 124
  124 IF(I1>11) GO TO 124
  125 IF(I1>22) GO TO 124
  126 IF(I1>5) GO TO 127
  127 IF(I1>11) GO TO 127
  128 IF(I1>22) GO TO 127
  129 IF(I1>5) GO TO 130
  130 IF(I1>11) GO TO 130
  131 IF(I1>22) GO TO 130
  132 IF(I1>5) GO TO 133
  133 IF(I1>11) GO TO 133
  134 IF(I1>22) GO TO 133
  135 IF(I1>5) GO TO 136
  136 IF(I1>11) GO TO 136
  137 IF(I1>22) GO TO 136
  138 IF(I1>5) GO TO 139
  139 IF(I1>11) GO TO 139
  140 IF(I1>22) GO TO 139
  141 IF(I1>5) GO TO 142
  142 IF(I1>11) GO TO 142
  143 IF(I1>22) GO TO 142
  144 IF(I1>5) GO TO 145
  145 IF(I1>11) GO TO 145
  146 IF(I1>22) GO TO 145
  147 IF(I1>5) GO TO 148
  148 IF(I1>11) GO TO 148
  149 IF(I1>22) GO TO 148
  150 IF(I1>5) GO TO 151
  151 IF(I1>11) GO TO 151
  152 IF(I1>22) GO TO 151
  153 IF(I1>5) GO TO 154
  154 IF(I1>11) GO TO 154
  155 IF(I1>22) GO TO 154
  156 IF(I1>5) GO TO 157
  157 IF(I1>11) GO TO 157
  158 IF(I1>22) GO TO 157
  159 IF(I1>5) GO TO 160
  160 IF(I1>11) GO TO 160
  161 IF(I1>22) GO TO 160
  162 IF(I1>5) GO TO 163
  163 IF(I1>11) GO TO 163
  164 IF(I1>22) GO TO 163
  165 IF(I1>5) GO TO 166
  166 IF(I1>11) GO TO 166
  167 IF(I1>22) GO TO 166
  168 IF(I1>5) GO TO 169
  169 IF(I1>11) GO TO 169
  170 IF(I1>22) GO TO 169
  171 IF(I1>5) GO TO 172
  172 IF(I1>11) GO TO 172
  173 IF(I1>22) GO TO 172
  174 IF(I1>5) GO TO 175
  175 IF(I1>11) GO TO 175
  176 IF(I1>22) GO TO 175
  177 IF(I1>5) GO TO 178
  178 IF(I1>11) GO TO 178
  179 IF(I1>22) GO TO 178
  180 IF(I1>5) GO TO 181
  181 IF(I1>11) GO TO 181
  182 IF(I1>22) GO TO 181
  183 IF(I1>5) GO TO 184
  184 IF(I1>11) GO TO 184
  185 IF(I1>22) GO TO 184
  186 IF(I1>5) GO TO 187
  187 IF(I1>11) GO TO 187
  188 IF(I1>22) GO TO 187
  189 IF(I1>5) GO TO 190
  190 IF(I1>11) GO TO 190
  191 IF(I1>22) GO TO 190
  192 IF(I1>5) GO TO 193
  193 IF(I1>11) GO TO 193
  194 IF(I1>22) GO TO 193

```

129. GCHTIME	S12	1394
WRITE(5,165) MGRDR3(MGRD)	S12	1395
P-ITE(4,155) MGRDR3(MGRD)	S12	1396
SC TO 32	S14	1397
225 REG(1)=1	S14	1398
REGISTER=1	S12	1399
GO TO 95	S14	1400
130. FCBM2T(0, 2(24-1)) = 0,3(301,1X)	S14	1401
131. FCBM2T(0, 3(24-1)) = 0,3(301,1X)	S14	1402
132. FCBM2T(0, 2(24-1)) = 0,2(301,1X)	S14	1403
133. FCBM2T(0, 3(24-1)) = 0,2(301,1X)	S14	1404
134. FCBM2T(0, 3(24-1)) = 0,3(301,1X)	S14	1405
135. FCBM2T(0, 2(24-1)) = 0,4(201,1X))	S12	1406
136. FCBM2T(0, 3(24-1)) = 0,3(201,1X))	S14	1407
137. FCBM2T(0, 4(24-1)) = 0,3(201,1X))	S14	1408
138. FCBM2T(0, 5(24-1)) = 0,3(201,1X))	S14	1409
139. FCBM2T(0, 6(24-1)) = 0,3(201,1X))	S14	1410
140. FCBM2T(0, 7(24-1)) = 0,3(201,1X))	S14	1411
141. FCBM2T(0, 8(24-1)) = 0,3(201,1X))	S14	1412
142. FCBM2T(0, REGISTER DISPLAY REQUEST IS INVALID - 0,1281)	S12	1413
143. FCBM2T(14, 1,1,0 IS NOT A VALID REGISTER DISPLAY SEGMENT)	S12	
END		

```

    • SUBROUTINE PEMP3V
    INTEGER 1(24), CHAN, CORE, CORSES(24,2), 29, E(4), EN, F(4), FC
    INTEGER 3(16), CK, CRF, PHASE, 2(24,4), REGIST, REGISTR, RI, SK
    INTEGER S2(3), SECT, TISUAL, U, V(24,4), VI, W, X(19,12), XI
    INTEGER Y(24,12), Z, ZERO, DISPOSE
    COMMON A, CH24, CORE, CORREC, ED, E, EN, F, FC, M, I(24), IFEG
    COMMON L(24), M12P, N(24), NCLL, RFLS, SUP, M105G(72), PHASE
    COMMON S3, SISUAL, R, REGIST, REGISTR, RI, RC, SECT, U, V, VI, W
    COMMON X, XI, Y, VI, DISPOSE
    COMMON 11DATA/ CK, ZER0, CKE, KREG(12), M2(27), MELANE, MORMA,
    11FBEN, MOPAEN, MRIES
    1 WRITE(5,100)
    100=7E90
    1 RCOL=1COL+1
    IF(RCOL.GT.72) GO TO 55
    IF(M12P(1:RCOL).EQ.1PLP3EN) GO TO 5
    IF(M12P(1:RCOL).EQ.1PLR3EN) GO TO 55
    GO TO 1
    5 IF(M12P(1:RCOL+1).EQ.1PLR3EN) GO TO 15
    15 RCOL=1COL+1
    IF(RCOL.GT.72) GO TO 29
    IF(M12P(1:RCOL).EQ.1PLR3EN) GO TO 28
    IF(M12P(1:RCOL).EQ.1PLP3EN) GO TO 28
    GO TO 19
    19 RCOL=1COL+1
    IF(RCOL.GT.72) GO TO 55
    IF(M12P(1:RCOL).EQ.1PLR3EN) GO TO 55
    IF(M12P(1:RCOL).EQ.1PLP3EN) GO TO 55
    GO TO 15
    23 IF(DISPOSE.EQ.V(1,1)) GO TO 82
    29 56 I3=1,21
    CORE=7E90
    45 45 I2=1,124,2
    IF(I3(12,17).EQ.1PLP3EN) GO TO 45
    46 46 I3=1,2
    DISPOSE=V(1,1+I2-1,17)
    IF(PHASE.EQ.0.416ES1) GO TO 29
    48 25 I3=1,24
    CORE=DISPOSE,I3=1+I2(PHASE,CKE)
    25 DISPOSE=S1+IFT(PHASE,-1)
    49 TO 45
    53 26 I4=1,24
    55 CORE=DISPOSE,I3=77777777
    47 CONTINUE
    52 I3(17,1,5)=0.0E, CORE, ((CC-REG(25-I4,11),I4=1,24),I3=1,2)
    48 CORE=DISPOSE,I3=2222
    53 RUM=DISPOSE
    54 ITR(6,112)
    RETURN
    56 IF(PHASE.EQ.0.416ES1) GO TO 92
    59 75 I3=1,21
    CORE=7E90
    60 77 I2=1,125,4
    IF(I3(12,17).EQ.1PLP3EN) GO TO 60
    61 61 I3=1,2
    CORE=DISPOSE,I3=1+I2-1,17
    62 TO 65
    63 CORE=DISPOSE,I3=77777777
    65 CONTINUE
    72 ITR(6,112) RUM,CORE,((CC-REG(11),I3=1,4)
    73 CORE=DISPOSE
    75 RUM=RUM+322
    WRITE(5,110)
    RETURN
    82 90 87 I3=1,21
    CORE=7E90
    86 45 I2=1,123,3
    IF(I3(12,17).EQ.1PLP3EN) GO TO 86
    87 87 I3=1,2
    CORE=DISPOSE,I3=1+I2-1,17
    88 88 I3=1,4
    CORE=DISPOSE,I3=1+I2-1,17
    IF(PHASE.EQ.0.416ES1) GO TO 92
    89 25 I4=1,24
    CORE=DISPOSE,I3=1+I2(PHASE,CKE)
    91 PHASE=SHIFT(PHASE,-1)
    92 TO 84
    92 90 83 I4=1,24
    93 CC=REG(14,I3)=77777777
    94 CONTINUE
    95 ITR(6,112) RUM,CORE,((CC-REG(25-I4,11),I4=1,24),I3=1,4)

```

56	CODE=CODE+342	SIN	1996
57	CODE=CODE+323	SIN	1997
2	IT2(16,115)	SIP	1998
	IT2(16,115)	SIP	1999
58	20 97 13=1,22	SIP	2000
	CODE=7520	SIP	2001
59	20 25 12=1,125,9	SIP	2002
1	IF(11*12,13)=20,X1=55,2570,M(12+2,13),E0,5,1125,2570,P(12+2,13),E0,	SIP	2003
2	M(12+2,13)=20,X1=55,4570,M(12+2,13),E0,5,1125,2570,P(12+2,13),E0,	SIP	2004
3	55,4570) GC TO 95	SIP	2005
60	32 11=1,8	SIP	2006
	IF(11*12-1,13)=20,X1=55,2570,M(11+12-1,13),E1=1,3)	SIP	2007
	GC TO 93.	SIP	2008
51	M(11+12-1,13)=7777777777	SIP	2009
52	CODE=CODE+322	SIP	2010
	CODE=CODE+322	SIP	2011
95	CODE=CODE+322	SIP	2012
57	CODE=CODE+322	SIP	2013
	CODE=CODE+322	SIP	2014
	CODE=CODE+322	SIP	2015
	CODE=CODE+322	SIP	2016
102	CODE=CODE// /, - 00-2427 002F 00-,//,- CHAS SECT,/,)	SIP	2017
103	=CODE=27(14,,14,92,37,37,EX,21405,1X,E05,1X,E01,,Z,E01,3X)	SIP	2018
104	CODE=27(14,,14,92,37,37,37,3X,4(4C1,1X,E01,1X,E01,1X,E01,3X))	SIP	2019
105	CODE=27(14,,14,92,37,37,37,3X,4(4C1,1X,E01,1X,E01,1X,E01,3X)) OF -2427 00-,(SERVICES OF REEDY ACT LIS	SIP	2020
106	1750 LOCATE TO INFORMATION REQUESTED BY THE PRESENT PROGRAM PLX)"/ SIP	SIP	2021
2/1		SIP	2022
107	CODE=CODE(14,,14,92,37,37,4(4C1,1X))	SIP	2023
108	CODE=CODE(14,,14,92,37,37,4(4C1,1X))	SIP	2024
	E0	SIP	2025

```

SUBROUTINE DISCRET
10 TEST2 I(24), CHSE, "000, E=REG(24,2), D0, S(3), EX, F(4), FC
11 TEE2 4(15), CH, CNE, PHASE, 2(24,4), REGIST, REGISTR, RI, RK
12 TEST2 S(2), SECT, SIGNAL, Y, V(24,4), VI, WK, X(19,19), XI
13 TEST2 Y(24,25), XI, ZERO, DISPOSE
14 COTEN N, CHSE, CCOT, CO-REG, D0, E, EX, F, FC, N, I(24), IRES
15 COTEN L(24), 3(22,22), 4(24), NCOL, LFLEG, SUP, SIODET2, PHASE
16 COTEN S3, SIS2, Y, REGIST, REGISTR, RI, RK, SECT, C, V, VI, WK
17 COTEN X, XI, Y, VI, DISPCSE
18 COTEN/NCOTEN/3X, ZERO, CCE, REG(15), W(27), NLATEK, NORMA,
19 NLATEK, XPLATEK, XIKES

2 ENTRY DISK
2 XI=XI+1
2 IF(XI.GT.13) GO TO 25
1 NCOL=NCOL+1
1 IF(NCOL.GT.72) RETURN
1 IF(NCOL.GT.72).AND.(NCOL.EQ.12) GO TO 5
5 DO 15 II=1,19
5 X(25-II,XI)=ZERO
12 NCOL=NCOL+1
1 IF(NCOL.GT.72).AND.(NCOL.EQ.12) GO TO 13
1 IF(NCOL.GT.72).AND.(NCOL.EQ.13).AND.NCOTEN(NCOL).GE.Z(2)) WRITE(6,100)
1 NCOTEN(NCOL)
1 IF(NCOTEN(NCOL).EQ.Z(2)) X(2)-II,XI)=ONE
25 CONTINUE
?? NCOL=NCOL+1
1 IF(NCOL.GT.72) RETURN
1 IF(NCOTEN(NCOL).EQ.ZERO) RETURN
50 TO 22
25 XI=15(5,125)
26 WRITE(6,105)
50 TO 23
51 PRTBY DIST
52 XI=XI+1
53 IF(VI.GT.1) GO TO 51
2 NCOL=NCOL+1
1 IF(NCOL.GT.72) RETURN
1 IF(NCOL.GT.72).AND.(NCOL.EQ.12) GO TO 35
50 TO 34
35 DO 45 II=1,24
35 Y(25-II,XI)=ZERO
4 NCOL=NCOL+1
1 IF(NCOTEN(NCOL).EQ.ZERO) GO TO 43
1 IF(NCOTEN(NCOL).LT.Z(2)).AND.NCOTEN(NCOL).GE.Z(2)) WRITE(6,110)
1 NCOTEN(NCOL)
1 IF(NCOTEN(NCOL).EQ.Z(2)) Y(25-II,XI)=ONE
43 CONTINUE
49 TO 23
51 XI=15(5,125)
51 XI=15(4,125)
50 TO 23
52 XI=15(4,125)
52 XI=15(4,125)
50 TO 23
53 REQUEST FOR THE SYSTEM "",A1,"" IS NOT A VALID X-DISCRETE STEPCL. IT
53 HAS BEEN REPLACED BY ZEROS
55 REQUEST FOR THE SYSTEM "",A1,"" IS NOT A VALID Y-DISCRETE STEPCL. REQUEST IS 1" - FREESE
55 REQUEST NOT ACCEPTED
57 REQUEST FOR THE SYSTEM "",A1,"" IS NOT A VALID Y-DISCRETE STEPCL. IT
57 HAS BEEN REPLACED BY ZEROS
59 REQUEST FOR THE SYSTEM ""A1,"" IS NOT A VALID Y-DISCRETE STEPCL. REQUEST IS 1" - FREESE
59 REQUEST NOT ACCEPTED
END

```

GE/EE/72-7

SEARCHING FOR REGISTERS	SIP	2387
REGISTER 4(24), C42K, C42E, COMPREG(24,21), 29, 8(1), 8V, F(4), FC	SIP	2388
REGISTER 4(25), 29, C42, FN4SE, 2(24,4), REGIST, REGIST, 61, 7K	SIP	2389
REGISTER 59(25), SECT, SIGNAL, U, V(24,4), VI, VR, X(19,19), XI	SIP	2390
REGISTER Y(24,19), XI, Z93C, DISPCSE	SIP	2391
COMMON 2, C42K, C42E, COMPREG, 29, 5, 52, F, FC, 4, I(24), REG	SIP	2392
COMMON L(24), -4(128,21), 5(24), K42L, KFLAG, R42P, 2(24,72), FN4SE	SIP	2393
COMMON 59, SIGNAL, 2, REGIST, REGIST, 21, 24, SECT, U, V, VI, VR	SIP	2394
COMMON 3, XI, V, VI, Z93C, DISPCSE	SIP	2395
COMMON 24, Z93A, CN, Z93C, ONE, KREG(19), X(27), KFLAG, K5074A,	SIP	2396
SLPARET, SLPAREK, SLDSS	SIP	2397
1 ENTRY INP	SIP	2398
2I=2I+1	SIP	2399
IF(I>1,61,4) 2I=1	SIP	2400
1 MCOL=MCOL+1	SIP	2401
IF(CCOL,ST,72) RETURN	SIP	2402
IF(CCOL>(MCOL),SC,MCOL) GO TO 5	SIP	2403
GO TO 1	SIP	2404
5 DC 15 II=1,24	SIP	2405
2I25=11,7I=2E20	SIP	2406
.5 MCOL=MCOL+1	SIP	2407
IF(CCOL,ST,72) RETURN	SIP	2408
IF(CCOL>(MCOL),SC,MCOL) GO TO 16	SIP	2409
IF(CCOL>(MCOL),SC,MCOL) GO TO 15	SIP	2410
IF(CCOL>(MCOL),SC,MCOL) GO TO 14	SIP	2411
1 MCOL=MCOL	SIP	2412
IF(CCOL>(MCOL),SC,MCOL) I(25-21,4)=ONE	SIP	2413
15 CONTINUE	SIP	2414
16 SECT=VI	SIP	2415
REGIST=42E(19)	SIP	2416
21 IF(I>REGIST,22,6) GO TO 25	SIP	2417
CALL REG2	SIP	2418
22 MCOL=MCOL+1	SIP	2419
IF(CCOL,ST,72) RETURN	SIP	2420
IF(CCOL>(MCOL),SC,MCOL) RETURN	SIP	2421
GO TO 25	SIP	2422
ENTRY INP	SIP	2423
VI=VI+1	SIP	2424
IF(VI>1,4) VI=1	SIP	2425
.5 MCOL=MCOL+1	SIP	2426
IF(CCOL,ST,72) RETURN	SIP	2427
IF(CCOL>(MCOL),SC,MCOL) GO TO 25	SIP	2428
GO TO 5	SIP	2429
25 DC 45 II=1,24	SIP	2430
2I25=11,7I=2E20	SIP	2431
.5 MCOL=MCOL+1	SIP	2432
IF(CCOL,ST,72) RETURN	SIP	2433
IF(CCOL>(MCOL),SC,MCOL) GO TO 46	SIP	2434
IF(CCOL>(MCOL),SC,MCOL) GO TO 42	SIP	2435
IF(CCOL>(MCOL),SC,MCOL) GO TO 41	SIP	2436
1 MCOL=MCOL	SIP	2437
IF(CCOL>(MCOL),SC,MCOL) VI(25-21,4)=ONE	SIP	2438
45 CONTINUE	SIP	2439
46 SECT=VI	SIP	2440
REGIST=42E(19)	SIP	2441
GO TO 21	SIP	2442
123 FORTRAN THE SYMBOL "*,21," IS NOT A VALID R-INDEPENDENT INPUT.	SIP	2443
IT HAS BEEN REPLACED BY ZERO")	SIP	2444
125 FORTRAN THE SYMBOL "*,41," IS NOT A VALID V-INDEPENDENT INPUT.	SIP	2445
IT HAS BEEN REPLACED BY ZERO")	SIP	2446
END	SIP	2447

GE/EE/72-7

Appendix B

D17B Instruction Set

and

D17B Load Codes

## D17B Instruction Set

<u>CODE</u>	<u>DESCRIPTION</u>	<u>NUMERIC CODE WORD TIMES</u>
ADD	Add	— 64 0,s 1
ALS	Accumulator Left Shift	00 22,s s+1
ANA	Logical And to Accumulator	40 42,s 1
ARS	Accumulator Right Shift	00 32,s s+1
BOA	Binary Output A	40 10,s 1
BOB	Binary Output B	40 12,s 1
BCC	Binary Output C	40 02,s 1
CIA	Clear and Add to Accumulator	44 c,s 1
COA	Character Output A	00 40,s s+1
COM	Complement	40 46,s 1
DIA	Discrete Input A	— 46 52,s 1
DIS	Discrete Input B	40 50,s 1
DOA	Discrete Output A	40 26,s 1
EPC	Enter Fine Countdown	40 62,s 1
HPC	Halt Fine Countdown	40 60,s 1
HPI	Halt and Proceed	40 22,s 1
LPR	Load Phase Register	40 7-,s 1
MIN	Minus Magnitude	40 44,s 1
MMP	Multiply Modified	34 c,s 13
KPY	Multiply	24 c,s 13
RSD	Reset Detector	40 29,s 1
SAD	Split Add	60 c,s 1
SAL	Split Accumulator Left Shift	00 20,s s+1
SAR	Split Accumulator Right Shift	00 30,s s+1
SCL	Split Compare and Limit	04 c,s 2
SLL	Split Left Word Left Shift	00 24,s s+1
SLR	Split Left Word Right Shift	00 34,s s+1
SMK	Split Multiply Modified	30 c,s 7
SMP	Split Multiply	20 c,s 7
SRL	Split Right Word Left Shift	00 26,s s+1
SRR	Split Right Word Right Shift	00 36,s s+1
SSU	Split Subtract	70 c,s 1
STC	Store Accumulator	54 c,s 1

## D17B Instruction Set (cont'd)

<u>CODE</u>	<u>DESCRIPTION</u>	<u>NUMERIC CODE</u>	<u>WORD TIMES</u>
SUB	Subtract	74 c,s	1
THI	Transfer on Minus	10 c,s	1
TRA	Transfer	50 c,s	1
VOA	Voltage Output A	40 30,s	1
VOB	Voltage Output B	40 32,s	1
VOC	Voltage Output C	40 34,s	1

D17B Load Codes

- HALT - This load code causes the D17B to stop accepting data and enter the program halt mode. The manual halt mode will be entered if the compute switch is set at the Halt position.
- COMPUTE - This code causes the computer to go to the manual halt mode of noncompute. The compute mode will be entered if the compute switch is set at the Run or Single position.
- FILL - This load code "0" sets the fill/verify flipflop ( $O_3$ ).
- VERIFY - This load code "1" sets the fill/verify flipflop ( $O_3$ ).
- LOCATE - This code causes the contents of the Lower Accumulator to be shifted into the Instruction Register.
- CLEAR - This code clears the Lower Accumulator by filling it with all zeros.
- DELETE - This code causes no action.
- ENTER - The action produced by this code depends upon the setting of the fill/verify flipflop. When this code is first deciphered, the contents of the Lower Accumulator is transferred into the Accumulator.

If  $O_3$  is "0" set, then the contents of the Accumulator is stored in the memory location addressed by the Instruction Register.

If  $O_3$  is "1" set, then the contents of the Accumulator is compared with the contents of the memory location addressed by the Instruction Register.

The last action of this load code is to increment the Instruction Register by one.

GE/EE/72-7

-2-

### Appendix C

#### Figures for Interpreting Binary, Discrete, and Voltage Outputs




Fig. 12. Discrete Outputs (Ref 4:TA-8)




Fig. 13. Binary Outputs (Ref 5:57)




Fig. 14. Voltage Output Scheme (Ref 5:56)

GE/EE/72-7

Appendix D

Instructions for Using  
the D17B Computer Simulation Program  
at AFIT

## Foreword to Appendix D

A software simulation program has been written which simulates the functions of the Minuteman D17B computer. The structure and organization of this simulation program is described in chapter II of this thesis. The D17B simulation language is presented in chapter III, chapter IV contains a listing of the error statements of the simulation program, and chapter V is made up of example programs which were run on the simulated computer.

This appendix contains information for using the D17B computer simulation program at AFIT. Procedures are given for accessing the simulation program from a teletype terminal. Information concerning the use of program tapes and external program files is also included. A condensed version of the D17B simulation language is given followed by the listing of a method for creating a shortened version of the simulation language.

Procedures for Using the  
D17B Computer Simulation Program at AFIT

The D17B computer simulation program was written to be used from a teletype terminal. Procedures for operating a teletype terminal are contained in the Intercom 2 Reference Manual (Ref 3).

The simulation program is available on the CDC 6600 Computer System as a permanent file. MNSIMULATION is the permanent file name. Only one version of the program exists so a cycle number need not be specified when attaching the permanent file. However, the program was catalogued as CY=1. The simulation program requires less than 40K of memory to execute on the 6600 system. The majority of programs run on the simulation program require less than 5 seconds of central processor time.

Operation from a Teletype Terminal. To access the simulation program from the teletype terminal requires the user to LOGIN with the 6600 computer. Procedures for doing this are contained in the Intercom 2 Reference Manual (Ref 3: Chap. 3, p. 3). After login has been successfully completed the teletype prints out

COMMAND-

The user will respond with

ATTACH,MNAY,MNSIMULATION,MN=1.

to make the simulation program available for his use. The system will respond to this request by typing the time and

the attach request followed by

COMMAND-

The user must decide if he wants the output to be printed at the teletype or if he wants to dispose the output to the batch terminal line printer. If output is to be printed by the teletype the user should respond to the command with

CONNECT, INPUT, OUTPUT.

If output is to be disposed to the high speed printer the user should respond with

CONNECT, INPUT, TAPE.

The system will process this request and the teletype will print the following:

COMMAND-

The user should respond with

HALT.

which puts the simulation program into execution. During execution of his data the user should respond to any messages that appear at the teletype. When the user has finished running programs he should exit the simulation program by specifying END(EOF) and respond to the message:

"TO RUN ANOTHER PROGRAM TYPE 'RUN'; TO STOP TYPE  
'HALT' -

by typing

HALT

The system responds with the message

"END OF PROGRAM"

and prints the amount of execution time used. This will be followed by

~~COMMAND-~~

If output is to be disposed to the batch terminal line printer, the user should respond with

DISPOSE, OUTPUT, P2=EP7.

followed by the LOGOUT procedures contained in the Intercon 2 Reference Manual (Ref 3:Chap. 3, p. 3-6).

If output is not to be disposed to the line printer, then the user should follow the procedures for LOGOUT.

Using Program Tapes. Program tapes can supply data to the simulation program. The data on these tapes is entered by the tape reader located at each teletype terminal. The program tapes can also be punched at the teletype terminal. Procedures for punching and reading of program tapes is contained in the Intercon 2 Reference Manual (Ref 3:Chap. 2, p. 7-9).

Program tapes which will also be run on the D173 computer must be written using the ASCII representation described in chapter III of this thesis. Blanks, line feeds, and carriage returns are ignored i.e., the D173 computer tape reader, so these symbols can be punched on the tapes. This allows the program tapes which will be run on the D173 computer to also be executed by the simulation program.

Using External Files. Two files can be established in the CDC 6600 computer which will supply data in the ASCII representation to the simulation program. The files must have the names of TAPE2 or TAPE3. They can be created at the teletype by entering SETUP when the teletype prints

COMMAND-

The user responds with

SETUP.

The teletype will process this command and print back

NEW OR OLD FILE--

The user should type

NEW/TAPE2 or NEW/TAPE3

The teletype will respond with

READY.

The user can proceed to write a program in ASCII representation. Each line of the program must be preceded by a line number. Procedures for creating programs in SETUP are contained in the INTERCOM 2 Reference Manual (Ref 3:Chap. 4). The last symbol supplied must be the letter "H". This symbol signifies the end of the program. Also the SAVE directive should always be given at the end of a program.

To use the program created on TAPE2 or TAPE3, the user must provide an argument to the simulation program command KMAN. KMAN(2) will result in the reading of the data on TAPE2. KMAN(3) causes the simulation program to read the data from TAPE3. An example in which data is read from TAPE2 is as follows:

## (ENTER PROGRAM)

PR(OH) MR(OH) EN(OH) FS(OH) MNAN(2)

MR(OH) K(RUN)

PR(OFF)

D17B Computer Simulation Program Language. A listing of the simulation language is as follows:

Octal numbers - 0, 1, 2, 3, 4, 5, 6, 7

Binary numbers - 0, 1

Load Codes - HALT, LOCATION, FILL, VERIFY  
COMPUTE, ENTER, CLEAR, DELETE

When CCPAL is specified, input must be in Octal representation. When BINARY is specified, input must be in Binary representation. When MNAN is specified, input must be in ASCII representation. (Default is OCTAL.)

	<u>Octal Representation</u>	<u>Binary Representation</u>	<u>ASCII Representation</u>
Numbers -	0	10000	0
	1	00001	1
	2	00010	2
	3	00011	3
	4	00100	4
	5	00101	5
	6	00110	6
	7	00111	7
Load Codes -	HALT	01000	8
	LOCATION	11001	9
	FILL	11010	Z
	VERIFY	01011	:
	COMPUTE	11100	<
	ENTER	01101	=

CLEAR	01110	^
DELETE	11111	?

<u>Switch Name</u>	<u>Mnemonic(Setting)</u>
Switches - Timing Signal	T(OH)
Power On/Off Switch	PR(OH), PR(OFF)
Initiate Load Switch	PS(OH)
Master Reset Switch	MR(OH)
Cold-Storage Write Switch	EW(OH), EW(OFF)
Discrete Switch	DD(OH), DD(OFF)
Mechanical Input Switch	IM(OH)
(Default of these switches is OFF)	
Compute Mode Switch	K(HALF), K(SINGLE), K(RUN)
(Default of this switches is HALF)	

Display - A binary output listing of any of the following registers or loops will be given whenever its contents changes, if it appears as the argument of the REGISTER command:

<u>Mnemonic</u>	<u>Register or Loop</u>
A	Accumulator
I	Instruction Register
L	Lower Accumulator
N	Number Register
F	F-loop
E	E-loop
H	H-loop
U	U-loop
V	V-loop
R	R-loop

Example: REGISTER(A,I,L,N)  
REGISTER(ALLNEURVS)

(No. of arguments can vary from 0 to 10 and must be one of those given above)

The contents of memory will be given as output whenever a MEMORY command is given:

MEMORY(OCTAL) Memory dump will be given in Octal.

MEMORY(BINARY) Memory dump will be given in Binary.

(Default is OCTAL)

Discrete Inputs - X(19 bits as argument)

Y(2<sup>4</sup> bits as argument)

Example: X(1 000 000 101 111 110)

Y(111000111000111000111000)

Incremental Inputs - V(24 bits as argument)

R(2<sup>4</sup> bits as argument)

Example: V(0000 0001 0010 0011 0100 0101)

R(00001111 11110000 10101010)

Miscellaneous -

SIGNAL - Each time SIGNAL is used, it flips the representation from 0 to 1 or 1 to 0.

SIGNAL is 0 at the beginning of the program run. When SIGNAL is 1, the nodes of the computer will be traced.

EXECUTE(XXX) - No. of execution cycles in the compute mode can be specified.

Example: EXECUTE(0010) 10 executions

EXECUTE(9999) 9999 executions

EXECUTE(0250) 250 executions

(Default is 50 executions)

DR - DR flipflop is "1" set.

VK(0) - VK flipflop is "0" set.

VK(1) - VK flipflop is "1" set.

RK(0) - RK flipflop is "0" set.

RK(1) - RK flipflop is "1" set.

REINITIALIZE - Memory is initialized, binary output flipflops are set to +1, and discrete input counters are set to zero.

Shortened Version of Simulation Language. The following listing contains the simulation language words which can be shortened, the interpreting letters, and an example of a shortened version:

Simulation Language words which can be Shortened	Interpreting Letters	Example of a Shortened Version
HALT	H	HALT
LOCATION	L	LCC
FILL	FI	FILL
VERIFY	V	VER
COMPUTE	CO	COM
ENTER	EN	EN
CLEAR	CL	CL
DELETE	DE	DEL
OCTAL	O	OCT
BINARY	B	BIN
HEXAN	HM	HEXAN
SINGLE	S	SING
RUN	R	RUN
REGISTER(Arg)	REG(Arg)	REG(Arg)
MEMORY(BINARY)	MEM(B)	MEM(B)
MEMORY(OCTAL)	MEM(O)	MEM(O)
SIGNAL	SIG	SIG
EXECUTE(Arg)	EXEC(Arg)	EXEC(Arg)
REINITIALIZATION	REI	REINIT